The University of Southampton
University of Southampton Institutional Repository

Design and analysis of high performance low noise oscillators and phase lock loops

Design and analysis of high performance low noise oscillators and phase lock loops
Design and analysis of high performance low noise oscillators and phase lock loops
The design and implementation of high purity, high speed and power efficient clock generation Integrated Circuits continue to be one the greatest challenges facing IC designers today. In order to address this challenge, this thesis considers the modeling and design of two fundamental clock generation circuits – the VCO and PLL.

An improved ring oscillator topology is proposed which has the advantage of an ultra wide tuning range. A novel noise aware ring oscillator model is also proposed which links the noise performance of the oscillator to its transistor dimensions giving insight to the design procedure. The use of this VCO model in a noise-aware PLL model allows the trade-off between noise performance and the loop bandwidth to be quantified accurately. From further analysis of the proposed PLL model, a novel PLL structure has been designed which is extremely successful at reference spur suppression.

Simulation results based on the proposed model and foundry BSIM3v3 models are provided for all the VCO and PLL designs. To validate the proposed VCO topology and VCO model, two prototype chips have been fabricated and measured results show close agreement with theoretical analysis and simulation
Ke, Li
1b727a81-ee6d-4019-a0ad-785e6a4e63e3
Ke, Li
1b727a81-ee6d-4019-a0ad-785e6a4e63e3
Wilson, Peter
8a65c092-c197-4f43-b8fc-e12977783cb3

Ke, Li (2010) Design and analysis of high performance low noise oscillators and phase lock loops. University of Southampton, School of Electronics and Computer Science, Doctoral Thesis, 245pp.

Record type: Thesis (Doctoral)

Abstract

The design and implementation of high purity, high speed and power efficient clock generation Integrated Circuits continue to be one the greatest challenges facing IC designers today. In order to address this challenge, this thesis considers the modeling and design of two fundamental clock generation circuits – the VCO and PLL.

An improved ring oscillator topology is proposed which has the advantage of an ultra wide tuning range. A novel noise aware ring oscillator model is also proposed which links the noise performance of the oscillator to its transistor dimensions giving insight to the design procedure. The use of this VCO model in a noise-aware PLL model allows the trade-off between noise performance and the loop bandwidth to be quantified accurately. From further analysis of the proposed PLL model, a novel PLL structure has been designed which is extremely successful at reference spur suppression.

Simulation results based on the proposed model and foundry BSIM3v3 models are provided for all the VCO and PLL designs. To validate the proposed VCO topology and VCO model, two prototype chips have been fabricated and measured results show close agreement with theoretical analysis and simulation

Text
LiKe_Thesis_final_submit_afterviva_v008_final.pdf - Other
Download (7MB)

More information

Published date: September 2010
Organisations: University of Southampton

Identifiers

Local EPrints ID: 178171
URI: http://eprints.soton.ac.uk/id/eprint/178171
PURE UUID: 0129aa00-6c28-4b84-b529-80efe24e8b29

Catalogue record

Date deposited: 20 May 2011 13:39
Last modified: 14 Mar 2024 02:45

Export record

Contributors

Author: Li Ke
Thesis advisor: Peter Wilson

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×