The University of Southampton
University of Southampton Institutional Repository

HDL-specific source level behavioural optimisation

HDL-specific source level behavioural optimisation
HDL-specific source level behavioural optimisation
Optimisation is a key facet of the behavioural synthesis problem. The process may be carried out at different levels in the processing, usually at the source- or datapath-level, or both. In a previous paper, we have reported a source level VHDL optimiser, which applies optimisation techniques derived from conventional sequential and parallel programming languages. This process produces structural descriptions that are up to 33% faster and 20% smaller than the corresponding 'brute force' mapping of behaviour to structure. In this paper, we describe a further set of optimisation transforms that may be applied at the source level to a VHDL behavioural description. These transforms have no conventional programming language counterpart, and are specific to hardware description languages. We have optimised a number of designs with respect to area and/or delay, with and without these transforms. The results show that with this extra class of transforms there is an improvement of around 44% in delay and 38% in area.
IEE
Nijhar, T.P.K.
8e583c20-f5cc-425b-9615-91b49f501d32
Brown, A.D.
5c19e523-65ec-499b-9e7c-91522017d7e0
Nijhar, T.P.K.
8e583c20-f5cc-425b-9615-91b49f501d32
Brown, A.D.
5c19e523-65ec-499b-9e7c-91522017d7e0

Nijhar, T.P.K. and Brown, A.D. (1997) HDL-specific source level behavioural optimisation.

Record type: Other

Abstract

Optimisation is a key facet of the behavioural synthesis problem. The process may be carried out at different levels in the processing, usually at the source- or datapath-level, or both. In a previous paper, we have reported a source level VHDL optimiser, which applies optimisation techniques derived from conventional sequential and parallel programming languages. This process produces structural descriptions that are up to 33% faster and 20% smaller than the corresponding 'brute force' mapping of behaviour to structure. In this paper, we describe a further set of optimisation transforms that may be applied at the source level to a VHDL behavioural description. These transforms have no conventional programming language counterpart, and are specific to hardware description languages. We have optimised a number of designs with respect to area and/or delay, with and without these transforms. The results show that with this extra class of transforms there is an improvement of around 44% in delay and 38% in area.

This record has no associated files available for download.

More information

Published date: March 1997
Organisations: EEE

Identifiers

Local EPrints ID: 251282
URI: http://eprints.soton.ac.uk/id/eprint/251282
PURE UUID: e63b34c0-1292-45d4-b82a-534f4f5edc88

Catalogue record

Date deposited: 27 Oct 1999
Last modified: 07 Jan 2022 23:54

Export record

Contributors

Author: T.P.K. Nijhar
Author: A.D. Brown

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×