FPGA Implementation of high performance FIR Filters


Kollig, P. and Al-Hashimi, B.M. (1997) FPGA Implementation of high performance FIR Filters. UNSPECIFIED IEEE International Symposium on Circuits and Systems, 2240-43.

Download

Full text not available from this repository.

Description/Abstract

This paper describes the design and implementation of high performance, high speed linear phase FIR filters using FPGA technology. To demonstrate the design process, the implementation of a 64 tap filter with 60dB attenuation at 0.28fs, 12dB attenuation at 0.25fs and a passband ripple of <0.02dB up to 0.22fs is included. The filter with 10bit signal and 8bit coefficients has been realised on a Xilinx XC4006E device and operates at a sampling frequency of 1.4MHz.

Item Type: Conference or Workshop Item (UNSPECIFIED)
Additional Information: Address: IEEE
Divisions : Faculty of Physical Sciences and Engineering > Electronics and Computer Science > Electronic & Software Systems
ePrint ID: 251503
Accepted Date and Publication Date:
Status
June 1997Published
Date Deposited: 03 Nov 1999
Last Modified: 31 Mar 2016 13:52
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/251503

Actions (login required)

View Item View Item