Network Partitioning and Latency Expoitation in Time-Domain Analysis of Nonlinear Electronic Circuits


Linardis, P, Nichols, K G and Zaluska, E J (1978) Network Partitioning and Latency Expoitation in Time-Domain Analysis of Nonlinear Electronic Circuits. UNSPECIFIED IEEE ISCAS (New York), 510-514.

Download

Full text not available from this repository.

Item Type: Conference or Workshop Item (UNSPECIFIED)
Divisions: Faculty of Physical and Applied Science > Electronics and Computer Science > Web & Internet Science
Item ID: 251664
Date Deposited: 08 Nov 1999
Last Modified: 02 Mar 2012 12:18
Contributors: Linardis, P (Author)
Nichols, K G (Author)
Zaluska, E J (Author)
Date: 1978
Status: Published
Publisher: IEEE ISCAS (New York)
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/251664

Actions (login required)

View Item View Item