A high bandwidth constant gm and slew-rate rail-to-rail CMOS input stage and its application to analogue cells for low voltage VLSI systems
Redman-White, W. (1997) A high bandwidth constant gm and slew-rate rail-to-rail CMOS input stage and its application to analogue cells for low voltage VLSI systems. IEEE Journal of Solid State Circuits, 32, (5), 701-712.
Full text not available from this repository.
A new rail-to-rail CMOS input architecture is presented that delivers behaviour nearly independent of the common-mode level in terms of both transconductance and slewing characteristics. Feedforward is used to achieve high common-mode bandwidth, and operation does not rely on analytic square law characteristics, making the technique applicable to deep submicron technologies. From the basis of a transconductor design, an asynchronous comparator and a video bandwidth op amp are also developed, providing a family of general purpose analog circuit functions which may be used in high (and low) bandwidth mixed-signal systems. Benefits for the system designer are that the need for rigorous control of common-mode levels is avoided and input signal swings right across the power supply range can be easily handled. A further benefit is that having very consistent performance, the circuits can be easily described in VHDL (or other behavioural language) to allow simulation of large mixed-signal systems. The circuits presented may be easily adapted for a range of requirements. Results are presented for representative transconductor, op amp, and comparator designs fabricated in a 0.5 um 3.3 V digital CMOS process.
|Divisions:||Faculty of Physical and Applied Science > Electronics and Computer Science > NANO
|Date Deposited:||09 Sep 2004|
|Last Modified:||01 Mar 2012 10:35|
|Contributors:||Redman-White, W. (Author)
|Further Information:||Google Scholar|
|RDF:||RDF+N-Triples, RDF+N3, RDF+XML, Browse.|
Actions (login required)