A VHDL Behavioural Synthesis System Featuring Simultaneous Optimisation of Dynamic Power, Area and Delay
Williams, A.C., Brown, A.D. and Zwolinski, M. (2000) A VHDL Behavioural Synthesis System Featuring Simultaneous Optimisation of Dynamic Power, Area and Delay. UNSPECIFIED , 23-30.
Full text not available from this repository.
Power dissipation has become one of the main concerns of the design industry today. Methods for reducing power consumption tend, however, to be used in an ad-hoc manner. This paper details the incorporation of a power optimisation criterion within the MOODS behavioural synthesis system which features an integrated incremental power estimation capability enabling the system to optimise a design based on independent, user-specified objectives for final area, delay, clock speed, and power consumption. The tool also incorporates a number of architectural features specifically targeted at reducing power which can be included automatically within any given design during synthesis. The resulting system has shown itself to be capable of reducing the energy consumption of a range of benchmark designs by between 3.5 and 7.0 times.
|Item Type:||Conference or Workshop Item (UNSPECIFIED)|
|Additional Information:||Organisation: Forum on Design Languages 2000 (FDL 2000)|
|Divisions:||Faculty of Physical Sciences and Engineering > Electronics and Computer Science > EEE
|Date Deposited:||05 Jul 2001|
|Last Modified:||27 Mar 2014 19:56|
|Further Information:||Google Scholar|
|RDF:||RDF+N-Triples, RDF+N3, RDF+XML, Browse.|
Actions (login required)