A Technique for Transparent Fault Injection and Simulation in VHDL.
Small System Simulation Symposium (SSSS)
Full text not available from this repository.
A technique is described for the automatic insertion of fault models into VHDL gate models, using shared variables and linked lists. This procedure does not require any modification to the structural description of a circuit using these models. A method for automatic sequential fault simulation is further demonstrated.
Actions (login required)