Temporal Logic Model Checking of CSP: Tools and Techniques

Leuschel, Michael, Wolton, Ivan, Massart, Thierry and Adhianto, Laksono (2001) Temporal Logic Model Checking of CSP: Tools and Techniques. Proceedings of the Workshop on Automated Verification of Critical Systems (AVOCS'01) Oxford University Computing Laboratory.


Full text not available from this repository.


We study the possibility of doing LTL model checking on CSP specifications in the context of refinement. We present a technique to perform LTL model checking of CSP processes using refinement checking in general and the FDR tool in particular. We present a tool which automates the translation process from LTL model checking to CSP refinement. Also, if time permits, we will present another tool which uses latest generation Prolog technology to symbolically animate, compile, and model check CSP specifications.

Item Type: Conference or Workshop Item (UNSPECIFIED)
Additional Information: Technical Report.
Divisions : Faculty of Physical Sciences and Engineering > Electronics and Computer Science
ePrint ID: 255930
Accepted Date and Publication Date:
April 2001Published
Date Deposited: 15 Jun 2001
Last Modified: 27 Mar 2014 19:57
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/255930

Actions (login required)

View Item View Item