Tackling Test Trade-offs for BIST RTL Data Paths: BIST Area Overhead, Test Application Time and Power Dissipation


Nicolici, N. and Al-Hashimi, B.M. (2001) Tackling Test Trade-offs for BIST RTL Data Paths: BIST Area Overhead, Test Application Time and Power Dissipation. UNSPECIFIED International Test Conference.

Download

Full text not available from this repository.

Description/Abstract

Power dissipation during test application is an emerging problem due to yield and reliability concerns. This paper focuses on BIST for RTL data paths and discusses testability trade-offs in terms of test application time, BIST area overhead and power dissipation. Using a complex validation flow and experimental data for over 30,000 testable data paths, it is shown how test application time decreases asymptotically when increasing power constraints. Further, it is experimentally demonstrated why power conscious test synthesis and test scheduling algorithms are required due to large variations in useless power dissipation as test application time decreases. Finally, while previous research has outlined that test application time decreases as BIST area overhead increases, this paper shows that in order to reach high quality solutions in terms of test application time and BIST area overhead under given power constraints, a three dimensional design space needs to be explored.

Item Type: Conference or Workshop Item (UNSPECIFIED)
Additional Information: Organisation: IEEE Computer Society
Divisions: Faculty of Physical Sciences and Engineering > Electronics and Computer Science > Electronic & Software Systems
Item ID: 255957
Date Deposited: 29 Jun 2001
Last Modified: 02 Mar 2012 14:02
Contributors: Nicolici, N. (Author)
Al-Hashimi, B.M. (Author)
Date: October 2001
Additional Information: Organisation: IEEE Computer Society
Status: Published
Publisher: International Test Conference
Further Information:Google Scholar
ISI Citation Count:3
URI: http://eprints.soton.ac.uk/id/eprint/255957

Actions (login required)

View Item View Item