A New BIST Methodology for Fully-Balanced OTA-C Filters

Download

PDF Restricted to Registered users only Download (236Kb) | Request a copy

Description/Abstract

Abstract - This paper proposes a new BIST structural testing methodology for fully-balanced OTA-C filters. The methodology is based on using a simple group-delay equaliser to emulate the function of the filter under test; any discrepancies resulting from comparing the filter and equaliser outputs indicates a faulty circuit. The test circuitry is designed using detailed analysis of the possible faults and their effects on the filter output, ensuring high fault coverage and minimisation of test accuracy dependence on manufacturing process variations. Furthermore, most of the test circuitry is digital, the analogue part requires only a single low-precision capacitor, and the frequency of the test stimulus does not need to be exact. Using simulation it has shown been that up to 98.6% fault coverage is possible when the proposed methodology is applied to a 4.5MHz Chebyshev low pass filter used as a test vehicle. The complete CMOS design of the self-testable filter is included. From actual layout, the estimated test circuitry area overhead is 20% which compares well with recently reported results.