Scheduling and Mapping of Conditional Task Graph for the Synthesis of Low Power Embedded Systems


Wu, D., Al-Hashimi, B. M. and Eles, P. (2003) Scheduling and Mapping of Conditional Task Graph for the Synthesis of Low Power Embedded Systems. IEE Proceedings Computers and Digital Techniques, 150, (5), 262-273.

Download

[img] PDF
Restricted to Registered users only

Download (375Kb) | Request a copy

Description/Abstract

A dynamic voltage scaling (DVS) technique for embedded systems expressed as conditional task graphs (CTGs) is described. The idea is to identify and exploit the available worst case slack time, taking into account the conditional behaviour of CTGs. Also the effect of combining a genetic algorithm based mapping with the DVS technique is examined and it is shown that further energy reduction can be achieved. The techniques are tested on a number of CTGs including a real-life example. The results show that the DVS technique can be applied to CTGs with an energy saving of up to 24%. Furthermore, it is shown that savings of up to 51% are achieved by considering DVS during the mapping optimisation. Finally, the impact of communications and communication link selection on the scheduling and mapping technique is investigated and results are reported.

Item Type: Article
Divisions: Faculty of Physical Sciences and Engineering > Electronics and Computer Science > Electronic & Software Systems
ePrint ID: 258539
Date Deposited: 13 Nov 2003
Last Modified: 27 Mar 2014 20:00
Further Information:Google Scholar
ISI Citation Count:10
URI: http://eprints.soton.ac.uk/id/eprint/258539

Actions (login required)

View Item View Item

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics