The University of Southampton
University of Southampton Institutional Repository

System-Level Design Techniques for Energy-Efficient Embedded Systems

System-Level Design Techniques for Energy-Efficient Embedded Systems
System-Level Design Techniques for Energy-Efficient Embedded Systems
By shrinking feature sizes, deep-submicron technology is enabling the design of systems with increased complexity on a single chip, but it is also introducing a productivity design gap. Additionally, system designers have to cope with an ever-increasing application complexity and shrinking time-to-market windows. Design re-use and system-level co-synthesis are two approaches that are being employed to bridge the design gap and to aid system designers. Power consumption has become one of the main barriers in embedded computing systems design and therefore, methodologies and techniques that provide power-aware hardware/software co-design are necessary. System-Level Design Techniques for Energy-Efficient Embedded Systems addresses the development and validation of co-synthesis techniques that allow an effective design of embedded systems with low energy dissipation. The book provides an overview of a system-level co-design flow, illustrating through examples how system performance is influenced at various steps of the flow including allocation, mapping, and scheduling. The book places special emphasis upon system-level co-synthesis techniques for architectures that contain voltage scalable processors, which can dynamically trade off between computational performance and power consumption. Throughout the book, the introduced co-synthesis techniques, which target both single-mode systems and emerging multi-mode applications, are applied to numerous benchmarks and real-life examples including a realistic smart phone. System-Level Design Techniques for Energy-Efficient Embedded Systems will be of interest to advanced undergraduates, graduate students, and designers, whom are interested in energy-efficient embedded systems design.
Hardware/software co-design, SoC, low power system level design
Hardbound, ISBN 1-4020-7750-5
Kluwer Academic Publishers
Schmitz, Marcus T.
76acfda5-3d49-47a0-a38b-a73273f2ba21
Al-Hashimi, Bashir M.
0b29c671-a6d2-459c-af68-c4614dce3b5d
Eles, Petru
ff663918-4c91-4774-a196-06d87393323f
Schmitz, Marcus T.
76acfda5-3d49-47a0-a38b-a73273f2ba21
Al-Hashimi, Bashir M.
0b29c671-a6d2-459c-af68-c4614dce3b5d
Eles, Petru
ff663918-4c91-4774-a196-06d87393323f

Schmitz, Marcus T., Al-Hashimi, Bashir M. and Eles, Petru (2004) System-Level Design Techniques for Energy-Efficient Embedded Systems (CAD Frameworks), Kluwer Academic Publishers

Record type: Book

Abstract

By shrinking feature sizes, deep-submicron technology is enabling the design of systems with increased complexity on a single chip, but it is also introducing a productivity design gap. Additionally, system designers have to cope with an ever-increasing application complexity and shrinking time-to-market windows. Design re-use and system-level co-synthesis are two approaches that are being employed to bridge the design gap and to aid system designers. Power consumption has become one of the main barriers in embedded computing systems design and therefore, methodologies and techniques that provide power-aware hardware/software co-design are necessary. System-Level Design Techniques for Energy-Efficient Embedded Systems addresses the development and validation of co-synthesis techniques that allow an effective design of embedded systems with low energy dissipation. The book provides an overview of a system-level co-design flow, illustrating through examples how system performance is influenced at various steps of the flow including allocation, mapping, and scheduling. The book places special emphasis upon system-level co-synthesis techniques for architectures that contain voltage scalable processors, which can dynamically trade off between computational performance and power consumption. Throughout the book, the introduced co-synthesis techniques, which target both single-mode systems and emerging multi-mode applications, are applied to numerous benchmarks and real-life examples including a realistic smart phone. System-Level Design Techniques for Energy-Efficient Embedded Systems will be of interest to advanced undergraduates, graduate students, and designers, whom are interested in energy-efficient embedded systems design.

This record has no associated files available for download.

More information

Published date: February 2004
Keywords: Hardware/software co-design, SoC, low power system level design
Organisations: Electronic & Software Systems

Identifiers

Local EPrints ID: 258691
URI: http://eprints.soton.ac.uk/id/eprint/258691
ISBN: Hardbound, ISBN 1-4020-7750-5
PURE UUID: d279ebc5-cc8f-4553-bca4-f44ac72b7bde

Catalogue record

Date deposited: 18 Dec 2003
Last modified: 19 Mar 2024 17:46

Export record

Contributors

Author: Marcus T. Schmitz
Author: Bashir M. Al-Hashimi
Author: Petru Eles

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×