A FPGA Implementation of a Parallel Viterbi Decoder for Block Cyclic and Convolution Codes.


Reeve, Jeffrey S and Amarasinghe, Kosala (2004) A FPGA Implementation of a Parallel Viterbi Decoder for Block Cyclic and Convolution Codes. In, The IEEE International Conference on Communications, Paris, 20 - 24 Jun 2004.

Download

[img] Postscript
Download (130Kb)

Description/Abstract

We present a parallel version of Viterbi's decoding procedure, for which we are able to demonstrate that the resultant task graph has restricted complexity in that the number of communications to or from and processor cannot exceed 4 for BCH codes. The resulting algorithm works in lock step making it suitable for implementation on a systolic processor array, which we have implemented on a field programmable gate array and demonstrate the perfect scaling of the algorithm for two exemplar BCH codes. The parallelisation strategy is applicable to all cyclic codes and convolution codes. We also present a novel method for generating the state transition diagrams for these codes.

Item Type: Conference or Workshop Item (Paper)
Additional Information: Event Dates: 20-24 June 2004
Divisions: Faculty of Physical Sciences and Engineering > Electronics and Computer Science > EEE
ePrint ID: 259027
Date Deposited: 09 Mar 2004
Last Modified: 27 Mar 2014 20:01
Further Information:Google Scholar
ISI Citation Count:0
URI: http://eprints.soton.ac.uk/id/eprint/259027

Actions (login required)

View Item View Item

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics