Blind Chip-Rate Equalisation for DS-CDMA Downlink Receiver


Weiss, S, Hadef, M, Konrad, M and Rupp, M (2003) Blind Chip-Rate Equalisation for DS-CDMA Downlink Receiver. In, 37th Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, 09 - 12 Nov 2003. , 1283-1287.

This is the latest version of this item.

Download

[img] Postscript
Download (1635Kb)

Description/Abstract

A dispersive channel in the DS-CDMA downlink destroys the orthogonality of the synchronous users' spreading sequences. In this paper, we aim to re-establish this orthogonality blindly by means of a common chip-level equaliser. The adaptation algorithm is based on a constant modulus criterion forcing the various user symbols onto a constant modulus, for which a stochastic gradient descent algorithm is derived. This algorithm is structurally similar to a multiple error filtered-X LMS type approach, whereby the equaliser input CM update is replaced by a spreading code filtered version. Various simulations demonstrating the algorithm's convergence and noise performance are presented.

Item Type: Conference or Workshop Item (Paper)
Additional Information: Event Dates: November 9-12
ISBNs: 0780381041
ISSNs: 1058-6393
Divisions: Faculty of Physical Sciences and Engineering > Electronics and Computer Science
Item ID: 259149
Date Deposited: 13 Mar 2004
Last Modified: 26 Apr 2013 03:06
Contributors: Weiss, S (Author)
Hadef, M (Author)
Konrad, M (Author)
Rupp, M (Author)
Date: 2003
Additional Information: Event Dates: November 9-12
Status: Published
Further Information:Google Scholar
ISI Citation Count:0
URI: http://eprints.soton.ac.uk/id/eprint/259149

Available Versions of this Item

  • Blind Chip-Rate Equalisation for DS-CDMA Downlink Receiver. (deposited 13 Mar 2004) [Currently Displayed]

Actions (login required)

View Item View Item