A Novel Switch-Current Phase Locked Loop
Wilcock, Reuben, Wilson, Peter R. and Al-Hashimi, Bashir (2005) A Novel Switch-Current Phase Locked Loop. At ISCAS 2005, Kobe, Japan,
Full text not available from this repository.
This paper investigates the design of phase locked loops (PLLs) using the switched current (SI) technique and proposes a novel 2nd order PLL architecture that does not require an explicit phase detector, unlike conventional PLL circuits. Simulated results based on 0.35?m BSim3v3 CMOS models of two PLL designs (10MHz FSK demodulator, 500MHz frequency synthesizer) are included.
|Item Type:||Conference or Workshop Item (Poster)|
|Additional Information:||Event Dates: May 2005|
|Divisions :||Faculty of Physical Sciences and Engineering > Electronics and Computer Science > Electronic & Software Systems
Faculty of Physical Sciences and Engineering > Electronics and Computer Science > EEE
|Accepted Date and Publication Date:||
|Date Deposited:||28 Jan 2005|
|Last Modified:||31 Mar 2016 14:02|
|Further Information:||Google Scholar|
|RDF:||RDF+N-Triples, RDF+N3, RDF+XML, Browse.|
Actions (login required)