CMOS-compatible vertical MOSFETs and logic gates with reduced parasitic capacitance.


Kunz, V D, de Groot, C H, Gili, E, Uchino, T, Hall, S and Ashburn, P (2004) CMOS-compatible vertical MOSFETs and logic gates with reduced parasitic capacitance. At 34th European Solid State Device Research Conference (ESSDERC), Leuven, Belgium, 21 - 23 Sep 2004. , 221-224.

Download

[img] PDF
Download (131Kb)
Item Type: Conference or Workshop Item (Speech)
Additional Information: Event Dates: 21-23 September
Divisions: Faculty of Physical Sciences and Engineering > Electronics and Computer Science > NANO
ePrint ID: 260762
Date Deposited: 14 Apr 2005
Last Modified: 27 Mar 2014 20:03
Further Information:Google Scholar
ISI Citation Count:2
URI: http://eprints.soton.ac.uk/id/eprint/260762

Actions (login required)

View Item View Item