Improving Thermal-Safe Test Scheduling for Core-Based Systems-on-Chip Using Shift Frequency Scaling
Tafaj, Enkelejda, Rosinger, Paul, Al-Hashimi, Bashir and Chakrabarty, Krisnendu (2005) Improving Thermal-Safe Test Scheduling for Core-Based Systems-on-Chip Using Shift Frequency Scaling. In, International Symposium on Defect and Fault Tolerance in VLSI Systems, Monterey, CA, 03 - 05 Oct 2005. IEEE.
Download
|
PDF
Download (75Kb) |
Description/Abstract
Recently we have shown how hot-spots during test can be avoided without unnecessarily increasing the testing time by using a thermal-safe test scheduling approach. In this work, we investigate the impact of scan shift frequency scaling on the thermal-safe test scheduling performance and propose an algorithm which embeds shift frequency scaling into the test scheduling process. Experimental results show that this approach offers shorter overall testing times and significantly improved ability of meeting tight thermal constraints when compared to existing thermal-safe test scheduling approach based on a fixed scan shift frequency.
| Item Type: | Conference or Workshop Item (Paper) |
|---|---|
| Additional Information: | Event Dates: 3-5 October |
| Divisions: | Faculty of Physical and Applied Science > Electronics and Computer Science > Electronic & Software Systems |
| Item ID: | 261102 |
| Date Deposited: | 02 Aug 2005 |
| Last Modified: | 26 Apr 2013 03:27 |
| Contributors: | Tafaj, Enkelejda (Author) Rosinger, Paul (Author) Al-Hashimi, Bashir (Author) Chakrabarty, Krisnendu (Author) |
| Date: | 2005 |
| Additional Information: | Event Dates: 3-5 October |
| Status: | Published |
| Publisher: | IEEE |
| Further Information: | Google Scholar |
| ISI Citation Count: | 1 |
| URI: | http://eprints.soton.ac.uk/id/eprint/261102 |
Actions (login required)
![]() |
View Item |


