Power Aware Learning for Class AB Analogue VLSI Neural Network

Modi, Sankalp, Wilson, Peter and Brown, Andrew (2006) Power Aware Learning for Class AB Analogue VLSI Neural Network. In, IEEE International Symposium on Circuits and Systems (ISCAS 2006), Kos, Greece, 21 - 24 May 2006.


[img] PDF
Download (229Kb)


Recent research into Artificial Neural Networks (ANN) has highlighted the potential of using compact analogue ANN hardware cores in embedded mobile devices, where power consumption of ANN hardware is a very significant implementation issue. This paper proposes a learning mechanism suitable for low-power class AB type analogue ANN that not only tunes the network to obtain minimum error, but also adaptively learns to reduce power consumption. Our experiments show substantial reductions in the power budget (30% to 50%) for a variety of example networks as a result of our power-aware learning.

Item Type: Conference or Workshop Item (Paper)
Additional Information: Event Dates: May 21-24, 2006
Keywords: Artificial Neural Networks, ANN hardware, Low-power, Power-aware, learning
Divisions : Faculty of Physical Sciences and Engineering > Electronics and Computer Science > EEE
ePrint ID: 262564
Accepted Date and Publication Date:
Date Deposited: 12 May 2006
Last Modified: 03 Jun 2016 09:10
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/262564

Actions (login required)

View Item View Item

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics