Area Word-Length Trade off in DSP Algorithm Implementation and Optimization

Ahmadi, Arash and Zwolinski, Mark (2005) Area Word-Length Trade off in DSP Algorithm Implementation and Optimization. In, IEE/EURASIP Conference on DSPenabledRadio, Southampton, UK, 19 - 20 Sep 2005. , 16/1-16/6.


[img] PDF
Download (337Kb)


This paper proposes a frame work for High Level Synthesis of DSP algorithms with emphasis on differences between DSP systems and other digital systems. Accordingly a multiple word length has been used to optimize the system digital noise and area trade off. Based on a proposed architecture, required cost function, synthesiser and optimizer and intermediate data bases have been introduced and implemented. Optimization has been done by an optimizer based on Genetic Algorithm

Item Type: Conference or Workshop Item (Paper)
Additional Information: Event Dates: 19-20 Sept. 2005
Divisions : Faculty of Physical Sciences and Engineering > Electronics and Computer Science > EEE
ePrint ID: 262744
Accepted Date and Publication Date:
Date Deposited: 18 Sep 2006
Last Modified: 31 Mar 2016 14:06
Further Information:Google Scholar

Actions (login required)

View Item View Item

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics