Ochoa-Montiel, M A, Al-Hashimi, B M and Kollig, P
Exploiting Power-Area Tradeoffs in Behavioural Synthesis through clock and operations throughput selection.
23 - 27 Jan 2007.
Full text not available from this repository.
This paper describes a new dynamic-power aware High Level Synthesis (HLS) data path approach that considers the close interrelation between clock choice and operations throughput selection whilst attempting to minimize area, power, or a combination thereof. It is shown that the proposed approach with its compound cost function and its novel clock and operations throughput selection algorithm, obtains solutions with lower power and area than using previous relevant work . Moreover, different power-area tradeoffs can be explored due to the appropriate choice of clock period and operations throughput using our novel approach.
Available Versions of this Item
Exploiting Power-Area Tradeoffs in Behavioural Synthesis through clock and operations throughput selection. (deposited 24 Nov 2006)
Actions (login required)