Lateral SiGe heterojunction bipolar transistor by confined selective epitaxial growth: simulation and material growth
Pengpad, P., Osman, K., Lloyd, N.S., Bonar, J.M., Ashburn, P., Kemhadjian, H.A., Hamel, J.S. and Bagnall, D.M. (2004) Lateral SiGe heterojunction bipolar transistor by confined selective epitaxial growth: simulation and material growth. Microelectronic Engineering, 73, (6), 508-513.
Download
![[img]](http://eprints.soton.ac.uk/style/images/fileicons/application_pdf.png) |
PDF
Restricted to Registered users only Download (539Kb) | Request a copy |
Description/Abstract
A new design for a lateral SiGe HBT has been based on development studies of confined lateral selective epitaxial growth in cavities built into silicon-on-insulator wafers. A design process is described and modelled. Device simulations indicate devices with maximum fT of 22 GHz with peak gain of 95 and fmax of 14 GHz can be obtained by the processes outlined. The simulation results highlight the feasibility of the design and further improvements and scaling of the device would allow the transistor to operate at even higher frequencies and lower power.
| Item Type: | Article |
|---|---|
| Divisions: | Faculty of Physical and Applied Science > Electronics and Computer Science > NANO |
| Item ID: | 263756 |
| Date Deposited: | 27 Mar 2007 |
| Last Modified: | 18 Aug 2012 04:08 |
| Contributors: | Pengpad, P. (Author) Osman, K. (Author) Lloyd, N.S. (Author) Bonar, J.M. (Author) Ashburn, P. (Author) Kemhadjian, H.A. (Author) Hamel, J.S. (Author) Bagnall, D.M. (Author) |
| Date: | June 2004 |
| Status: | Published |
| Further Information: | Google Scholar |
| ISI Citation Count: | 2 |
| URI: | http://eprints.soton.ac.uk/id/eprint/263756 |
Actions (login required)
 |
View Item |
