The University of Southampton
University of Southampton Institutional Repository

Operational Calibration of Mixed-signal Integrated Circuits in Hostile Environments

Operational Calibration of Mixed-signal Integrated Circuits in Hostile Environments
Operational Calibration of Mixed-signal Integrated Circuits in Hostile Environments
— This paper outlines a technique for operational calibration of mixed-signal integrated circuits (IC) using a configurable analog transistor (CAT). The robustness obtained using this technique show a significant improvement over conventional approaches by using a CAT in the most appropriate sections of the design. This approach demonstrates significant benefits for operational calibration compared to traditional design techniques without requiring an excessive area overhead to achieve it. This technique can be used equally well to address variations across an integrated circuit for individual devices or to match specific pairs of devices in a circuit. An increasing problem with decreasing process technology sizes for the analog and mixed signal designer is the intrinsic variability of devices. An important distinction with previous work in our approach is the ability to modify critical devices after manufacture, thereby giving designers the ability to not only tune for optimal performance, but also to improve the overall circuit yield by bringing variable devices back into the required specification. This is particularly helpful in remote or hostile environments where calibration and repair have been particularly problematic. The concept presented in this paper is to provide a mechanism whereby a transistor can be configured to improve the accuracy of the performance or yield by adding an incremental width to the transistor controlled by the user. It is important to state that the definition of the incremental widths is tailored to the circuit application and process and is used to calibrate the devices after manufacture. The approach is designed to achieve optimal adjustability for a particular process and set of design constraints. The architecture of the CAT is divided into 4 sections. The first section is the main transistor, the second is the (much smaller) incremental sections, which are used to obtain the tuned overall transistor size, the third is the switches to control the incremental transistors and finally there is a digital memory to store the individual configuration for each CAT device. The devices can be identified and configured using this approach after manufacture. The structure of the example CAT is implemented using a stackable approach where the transistors M1-M4 are aligned vertically, with each transmission gate sandwiched between each main transistor to minimize the connection lengths. This approach is scaleable to any reasonable number of smaller configuration transistors. The design process for using the new CAT device is twofold. The first stage is to identify the devices which are most sensitive to degradation. This is done during the schematic design phase using Monte Carlo analysis of the circuit including process variations. Once the critical devices have been identified, they are replaced with CAT devices so that the overhead of configuration is minimized, and the devices can be optimally modified on IC test after manufacture.
Wilson, Peter
0bb420af-a54f-4dcc-9564-da53a4e0ef9e
Wilcock, Reuben
039894e9-f32d-49e0-9ebd-fb13bc489feb
Wilson, Peter
0bb420af-a54f-4dcc-9564-da53a4e0ef9e
Wilcock, Reuben
039894e9-f32d-49e0-9ebd-fb13bc489feb

Wilson, Peter and Wilcock, Reuben (2009) Operational Calibration of Mixed-signal Integrated Circuits in Hostile Environments. IEEE Aerospace, Big Sky, MT, United States.

Record type: Conference or Workshop Item (Paper)

Abstract

— This paper outlines a technique for operational calibration of mixed-signal integrated circuits (IC) using a configurable analog transistor (CAT). The robustness obtained using this technique show a significant improvement over conventional approaches by using a CAT in the most appropriate sections of the design. This approach demonstrates significant benefits for operational calibration compared to traditional design techniques without requiring an excessive area overhead to achieve it. This technique can be used equally well to address variations across an integrated circuit for individual devices or to match specific pairs of devices in a circuit. An increasing problem with decreasing process technology sizes for the analog and mixed signal designer is the intrinsic variability of devices. An important distinction with previous work in our approach is the ability to modify critical devices after manufacture, thereby giving designers the ability to not only tune for optimal performance, but also to improve the overall circuit yield by bringing variable devices back into the required specification. This is particularly helpful in remote or hostile environments where calibration and repair have been particularly problematic. The concept presented in this paper is to provide a mechanism whereby a transistor can be configured to improve the accuracy of the performance or yield by adding an incremental width to the transistor controlled by the user. It is important to state that the definition of the incremental widths is tailored to the circuit application and process and is used to calibrate the devices after manufacture. The approach is designed to achieve optimal adjustability for a particular process and set of design constraints. The architecture of the CAT is divided into 4 sections. The first section is the main transistor, the second is the (much smaller) incremental sections, which are used to obtain the tuned overall transistor size, the third is the switches to control the incremental transistors and finally there is a digital memory to store the individual configuration for each CAT device. The devices can be identified and configured using this approach after manufacture. The structure of the example CAT is implemented using a stackable approach where the transistors M1-M4 are aligned vertically, with each transmission gate sandwiched between each main transistor to minimize the connection lengths. This approach is scaleable to any reasonable number of smaller configuration transistors. The design process for using the new CAT device is twofold. The first stage is to identify the devices which are most sensitive to degradation. This is done during the schematic design phase using Monte Carlo analysis of the circuit including process variations. Once the critical devices have been identified, they are replaced with CAT devices so that the overhead of configuration is minimized, and the devices can be optimally modified on IC test after manufacture.

Text
1426_final_v2.doc - Accepted Manuscript
Download (1MB)

More information

Published date: February 2009
Additional Information: Event Dates: Feb 2009
Venue - Dates: IEEE Aerospace, Big Sky, MT, United States, 2009-02-01
Organisations: EEE

Identifiers

Local EPrints ID: 267211
URI: http://eprints.soton.ac.uk/id/eprint/267211
PURE UUID: 26f6283c-11c6-4cdf-bca6-eedf8bc51e65

Catalogue record

Date deposited: 29 Mar 2009 08:49
Last modified: 14 Mar 2024 08:45

Export record

Contributors

Author: Peter Wilson
Author: Reuben Wilcock

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×