Process Variation-Aware Test for Resistive Bridges


Ingelsson, Urban, Al-Hashimi, Bashir M., Khursheed, Saqib, Reddy, Sudhakar M. and Harrod, Peter (2009) Process Variation-Aware Test for Resistive Bridges. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28, (8), 1269-1274.

Download

[img] PDF - Accepted Version
Download (347Kb)

Description/Abstract

This paper analyses the behaviour of resistive bridging faults under process variation and shows that process variation has a detrimental impact on test quality in the form of test escapes. To quantify this impact, a novel metric called test robustness is proposed and to mitigate test escapes, a new process variation-aware test generation method is presented. The method exploits the observation that logic faults that have high probability of occurrence and correspond to significant amounts of undetected bridge resistance have a high impact on test robustness and therefore should be targeted by test generation. Using synthesised ISCAS benchmarks with realistic bridge locations, results show that for all the benchmarks, the method achieves better results (less test escapes) than tests generated without consideration of process variation.

Item Type: Article
ISSNs: 0278-0070
Divisions: Faculty of Physical and Applied Science > Electronics and Computer Science > Electronic & Software Systems
Item ID: 267253
Date Deposited: 03 Apr 2009 13:25
Last Modified: 02 Mar 2012 13:00
Contributors: Ingelsson, Urban (Author)
Al-Hashimi, Bashir M. (Author)
Khursheed, Saqib (Author)
Reddy, Sudhakar M. (Author)
Harrod, Peter (Author)
Date: 3 November 2009
Status: Published
Publisher: IEEE
Further Information:Google Scholar
ISI Citation Count:8
URI: http://eprints.soton.ac.uk/id/eprint/267253

Actions (login required)

View Item View Item