Design Metrics for RTL level estimation of delay variability due to intradie (random) variations


Merrett, Michael, Wang, Yangang, Zwolinski, Mark, Maharatna, Koushik and Alioto, Massimo (2010) Design Metrics for RTL level estimation of delay variability due to intradie (random) variations. In, ISCAS, Paris, (Submitted).

Download

[img] PDF - Accepted Version
Restricted to Registered users only

Download (932Kb) | Request a copy

Description/Abstract

A simple metric is presented for the accurate prediction of path delay variability within digital circuits synthesised from simple CMOS logic. This allows circuit variability to be assessed at early stages within the design process with minimal computational effort, as extensive Monte Carlo or SSTA runs are not required. This paper introduces the metric and investigates its effectiveness. The final predictions of path delay variability are found to be within 10% of measured path delay variability for a series of test paths synthesised from randomised models of a 130nm technology library. Future work will investigate the effectiveness of the metric for complex cell structures, and will analyse further technology nodes.

Item Type: Conference or Workshop Item (Paper)
Divisions: Faculty of Physical Sciences and Engineering > Electronics and Computer Science > Electronic & Software Systems
Faculty of Physical Sciences and Engineering > Electronics and Computer Science > EEE
ePrint ID: 270876
Date Deposited: 21 Apr 2010 09:32
Last Modified: 28 Mar 2014 15:09
Projects:
Meeting the design challenges of the nano-CMOS electronics
Funded by: EPSRC (EP/E002064/1)
Led by: Mark Zwolinski
1 October 2006 to 31 December 2010
Further Information:Google Scholar
ISI Citation Count:0
URI: http://eprints.soton.ac.uk/id/eprint/270876

Actions (login required)

View Item View Item

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics