Verifying Multi-threaded Software using SMT-based Context-Bounded Model Checking

Lucas Cordeiro
University of Southampton
lcc08r@ecs.soton.ac.uk

Bernd Fischer
University of Southampton
b.fischer@ecs.soton.ac.uk

ABSTRACT
We describe and evaluate three approaches to model check multi-threaded software with shared variables and locks using bounded model checking based on Satisfiability Modulo Theories (SMT) and our modelling of the synchronization primitives of the Pthread library. In the lazy approach, we generate all possible interleavings and call the SMT solver on each of them individually, until we either find a bug, or have systematically explored all interleavings. In the schedule recording approach, we encode all possible interleavings into one single formula and then exploit the high speed of the SMT solvers. In the underapproximation and widening approach, we reduce the state space by abstracting the number of interleavings from the proofs of unsatisfiability generated by the SMT solvers. In all three approaches, we bound the number of context switches allowed among threads in order to reduce the number of interleavings explored. We implemented these approaches in ESBMC, our SMT-based bounded model checker for ANSI-C programs. Our experiments show that ESBMC can analyze larger problems and substantially reduce the verification time compared to state-of-the-art techniques that use iterative context-bounding algorithms or counter-example guided abstraction refinement.

Categories and Subject Descriptors
D.2.4 [Software/Program Verification]: Model checking; F.3.1 [Specifying and Verifying and Reasoning about Programs]: Mechanical verification

General Terms
Computer-Aided Verification

Keywords
Formal Software Verification, SAT Modulo Theories, Symbolic and Explicit Model Checking, Multi-threaded systems

1. INTRODUCTION
Bounded model checking (BMC) has already been successfully applied to verify software and to discover subtle errors in real systems [3]. In an attempt to cope with growing system complexity, Boolean Satisfiability (SAT) solvers are increasingly replaced by Satisfiability Modulo Theories (SMT) solvers to prove the generated verification conditions (VCs) [1, 8, 12]. There have also been attempts to extend BMC to the verification of multi-threaded software [13, 16, 17, 25]. The main challenge here is the state space explosion, as the number of possible interleavings grows exponentially with the number of threads and program statements. However, most concurrency bugs in real applications have been found to be shallow so that only a few context switches are required to expose them [23]. We can thus use a context-bounded analysis [18, 28] that limits the number of context switches it explores. Also, SAT and SMT solvers produce unsatisfiable cores that allow us to remove possible undesired models of the system in order to satisfy a given property [19]. Grumberg et al. [15] showed that the unsatisfiable cores can also be used to control the number of allowed interleavings of the given set of threads. They proposed a SAT-based BMC method to model check a multi-threaded system using a series of under-approximated models. However, their method does not use SMT solvers and does not combine context-bounded analysis with symbolic algorithms, which limits its usefulness for verifying multi-threaded software.

In our prior work [8], we extended the encodings from previous SMT-based BMC [1, 12] to provide more accurate support for variables of finite bit width, bit-vector operations, arrays, structures, unions and pointers, and implemented these in the ESBMC tool, which is built on top of the CBMC model checker [5]. Here, we continue this work and develop and evaluate three related approaches for model checking multi-threaded ANSI-C software. In contrast to previous fully symbolic approaches (e.g., [13, 16, 17, 25, 15]), we combine symbolic model checking with explicit state space exploration. In particular, we explicitly explore the possible interleavings (up to the given context bound) while we treat each interleaving itself symbolically. This approach is similar to the recent ESST approach by Cimatti et al. [4], but we handle ANSI-C instead of SystemC, use BMC instead of predicate abstraction, and place no restrictions on the scheduler. Our approaches all implicitly use the reachability tree (RT) derived from the system, but differ in the way they exploit it. In the lazy approach, we traverse the RT depth-first, and simply call the single-threaded BMC procedure on the interleaving whenever we reach a RT leaf node. We stop the
RT traversal either when we find a bug, or have systematically explored all interleavings. In the scheduling recording approach, we use the RT to encode all the possible execution paths into one single formula, which is then fed into the SMT solver. In a third approach, we extend the under-approximation and widening (UW) algorithm [15] with the purpose of addressing the verification of real-world C code using different background theories and SMT solvers.

We make two major novel contributions. First, we exploit SMT to improve BMC of multi-threaded software. We describe a comprehensive SMT-based BMC procedure to support the checking of multi-threaded C programs that use the synchronization primitives of the POSIX Pthread Library [20]. Second, we describe and evaluate three related approaches to SMT-based BMC. This work also marks the first application of the UW algorithm in combination with context-bounded model checking to verify non-trivial multi-threaded C software. Experiments obtained with the extended ESBMC show that our approaches can analyze larger problems and substantially reduce the verification time over state-of-the-art techniques that use iterative context-bounding algorithms and others that implement counter-example guided abstraction refinement (CEGAR) techniques.

2. PRELIMINARIES

In the widely adopted interleaving paradigm for multi-threaded programs, the notion of concurrency is represented by that of interleaving, i.e., the non-deterministic choice between activities of the simultaneously acting threads [2]. An interleaving thus represents a possible execution of the program where all of the concurrent events are arranged in a linear order. Any change of the active thread in an interleaving is a context switch.

The interleaving paradigm relies on a scheduler, which selects the concurrently executing threads according to a given strategy. This abstracts from the speed of the participating threads and thus models any possible realization by a single-core machine or by several cores with arbitrary speeds. However, in order to fully verify a multi-threaded program against a given specification, all possible interleavings must be considered. This results in a large state space that must be explored by a model checker.

2.1 Goto Programs

We consider multi-threaded ANSI-C programs in asynchronous mode and assume that all threads in the program only communicate through shared global variables. ESBMC handles full ANSI-C, but for presentation, we use a minimal language similar to the internal goto-language of the CBMC model checker [5]. It is expressive enough to model multi-threaded programs:

\[
\begin{align*}
\texttt{Fml} &::= \texttt{true} | \texttt{false} | \texttt{Fml} \land \texttt{Fml} | \ldots | \texttt{Exp} \\
\texttt{Exp} &::= \texttt{Var} | \texttt{Const} | \texttt{Var}\texttt{[Exp]} | \texttt{Exp} + \texttt{Exp} | \ldots \\
\texttt{Cmd} &::= \texttt{skip} | \texttt{Var} = \texttt{Exp} | \texttt{Var} = \ast | \texttt{assume Fml} \\
& | \texttt{assert Fml} | \texttt{goto l} | \texttt{if Fml goto l} | \texttt{begin\_atomic} \\
& | \texttt{end\_atomic} | \texttt{begin\_thread Id} | \texttt{end\_thread} \\
& | \texttt{Var} = \texttt{start\_thread Id} | \texttt{join\_thread Var} \\
\texttt{Prog} &::= \texttt{Cmd}; \ldots ; \texttt{Cmd}
\end{align*}
\]

A goto-program is a (numbered) list of commands. Commands include assignments, nondeterministic assignments (Var = *), blocking statements (assume) to cut off subsequent executions paths, and assertion statements (assert) to indicate user-specified properties. All control structures are represented by explicit (conditional) jumps to a statement l \( \in \{1, \ldots, n\}\). A thread t is a sublist of commands between begin\_thread and end\_thread. Threads are created via asynchronous procedure calls (\texttt{start\_thread}), which return an integer that can be used as thread identifier for synchronization (\texttt{join\_thread}); hence, dynamic thread creation is allowed. Atomic statements (atomic\_begin and atomic\_end) indicate that a code segment cannot be preempted by another thread. Figure 1 shows an example of a multi-threaded C program and its representation.

2.2 Formal Model of Multi-threaded Software

The multi-threaded software to be analyzed is modelled as a tuple \( M = (S, S_0, T, V) \), where:

- \( S \) is a finite set of states, with initial states \( S_0 \subseteq S \);
- \( T = t_0, t_1, \ldots, t_n \) is the set of threads, where \( n \) represents the total number of threads;
- \( V = V_{\text{global}} \cup \bigcup V_j \) where \( V_{\text{global}} \) is the set of global variables and \( V_j \) is the set of local variables of \( t_j \).

We assume that each variable ranges over a finite domain. A state \( s \in S \) consists of the values of the global and local variables, including a local program counter for each thread. Each thread \( j \) is a tuple \( t_j = (R_j, l_j) \), where:

- \( R_j \subseteq S \times S \) is the transition relation of thread \( t_j \);
- \( l_j = (l'_j) \) is the sequence of thread locations \( l'_j \) at time step \( i \).

The execution of the instructions of each thread \( t_j \) is modelled by means of transition relations and we use the notation \( R_j'(s, s') \) to denote that \( s' \) is a successor of \( s \) obtained by executing at time step \( i \) an instruction of thread \( t_j \). Finally, a particular program location, denoted by \( l_0 \), is designated as the entry point of thread \( t_j \).

3. CONTEXT-BOUNDED MODEL CHECKING OF MULTI-THREADED SOFTWARE

3.1 Exploring the Reachability Tree

In order to describe reachable states of a multi-threaded goto program, we use a reachability tree (RT) that is obtained by unfolding the set of running threads. For a multi-threaded program with \( n \) active threads, each node in the RT is a tuple \( v = (A_i, C_i, s_i, (l'_j, G_j^s)'_{j=1}^n) \), for a given time step \( i \), where:

- \( A_i \) represents the currently active thread;
- \( C_i \) represents the context switch number;
- \( s_i \) represents the current state;
- \( l'_j \) represents the current location of thread \( j \);
- \( G_j^s \) represents the control flow guards accumulated in thread \( j \) along the path from \( l_0 \) to \( l'_j \).

Since threads only communicate via global variables, we only need to consider context switches at visible instructions, i.e., synchronization points and statements containing global variables. As in [13], we do not model context switches inside individual visible statements. This is safe as long as the statements only read or write a single global variable, but in
Figure 1: (a) A multi-threaded C program with an assertion violation. (b) The C program of (a) converted into goto form. (c) Control-flow graph of two threads of the goto program in (b).

In general it is an under-approximation. However, we have not encountered any problems in the benchmarks we have used. Additionally, we do not model context switches between a visible control-flow test and the next visible statement, since the test cannot influence the state. We can simulate the effect of a context switch right after a visible test by hoisting the test out of the conditional, and assigning its result to a new auxiliary variable, as shown in thread 2 in Figure 1(a).

ESBMC can be configured to automatically insert such auxiliary variables. We also assume sequential consistency, as is common in model checking multi-threaded systems.

In order to expand the RT and explore all possible interleavings, we symbolically execute each instruction of the multi-threaded goto-program. This takes as input the program and the current RT node, and generates its children according to the rules described below. We assume that we expand an RT node \( i \) at time step \( i \) and that the guard \( G_i \) of the thread \( \nu_i \) is enabled in state \( s_i \) (i.e., that the corresponding formula is satisfiable), so that the thread can potentially execute the instruction \( i \) at location \( l_i \).

Note that our current implementation does not check the satisfiability of the accumulated guards, and simply assumes that all running threads are enabled, unless they have explicitly been blocked. Implementing this could further reduce the size of the RT to be explored.

**R1.** If \( i \) is an assignment \( x = e \), then we symbolically execute \( i \) which generates a new state \( s_{i+1} \). We then add as child to \( i \) a new node \( i' = (A_i, C_i, s_{i+1}, \langle \text{l}_i, G_i \rangle, l_i+1) \), where the active thread remains unchanged. We increment the location of the active thread only (i.e., \( l_i+1 = l_i+1 \)) and leave all other locations and all guards unchanged; however, note that the evaluation of the guards can change under the new state \( s_{i+1} \), and hence threads may become enabled.

We have fully expanded \( i \) if

- \( l_i \) is within an atomic block; or
- \( i \) contains no global variable (since we allow context switches only at visible instructions); or
- we have reached the upper bound of context switches to be explored (i.e., \( C_i = C \)).

If \( i \) is not yet fully expanded, we then also explore all context switches, up to the given context bound \( C \). For each thread \( j \neq A_i \), we expand a new child node \( i' = (C_i, j, s_{i+1}, \langle \text{l}_i, G_i \rangle) + 1 \). If \( i' \) then we continue the RT exploration with thread \( j \) executing in the state produced by the current thread \( A_i \).

**R2.** If \( i \) is a skip-statement or an unconditional goto-statement with target \( l \), then we simply increment (resp. set) the location of the current thread and continue with it. We explore no context switches, i.e., we only add a single child node \( i' = (j, C_i, s_{i+1}, \langle \text{l}_i, G_i \rangle) + 1 \). If \( i' \) then we proceed similar to the way described in R1.

**R3.** If \( i \) is a conditional goto-statement with test \( c \) and target \( l \), then we create two child nodes \( i' \) and \( i'' \) for both possible outcomes of the test. For \( i'' \),we assume that \( c \) is true and proceed with the target instruction of the jump, similar to unconditional jumps. However, we add \( c \) to the guards of all other threads, since it may contain global variables, and may thus enable or disable other transitions. Hence, we construct \( i'' = (A_i, C_i, s_{i+1}, \langle \text{l}_i, G_i \rangle, l_i+1) \) (where \( l_i+1 = l_i+1 \)) if \( j = A_i \), and otherwise.

**R4.** If \( i \) is an assume- or assert-statement with argument \( c \), then we proceed similar to the way described in R1. We continue with the unchanged state \( s \), but add \( c \) to all guards, as described in R3. If \( i \) is an assume, and \( c \) evaluates to false, we prune the execution paths and if \( i \) is an assert, we generate a VC to check the validity of \( c \).
R5: If I is a start_thread instruction, we just add the indicated thread to the set of active threads, i.e., we add a node \( \nu' = (A_i, C_i, s_i, (l_{i+1}, G_{i+1}))_{i+1} \), where \( l_{i+1} \) is the initial location of the indicated thread, and \( G_{i+1} = G^v_i \), i.e., the thread starts with the guards of the currently active thread.

R6: If I is a join_thread instruction with argument Id, then we add a child node \( \nu' = (A_i, C_i, s_i, (l_{i+1}, G^v_{i+1}))_{i+1} \), where \( l_{i+1} = l_{i+1} + 1 \) only if the joining thread Id has exited. We model this by an additional variable \( exit_j \), that is set to false when begin_thread Id is called. When end_thread is reached, we set \( exit_j \) to true to indicate that thread Id has exited.

The remaining instructions (begin_atomic, end_atomic, begin_thread, and end_thread) are just scoping constructs and do not contribute to the expansion of the RT. As example, we consider the C program with two threads and the corresponding goto-program, as shown in Figure 1(a) and (b). This example is modified slightly from [14], where it is used to check (by increasing the number of increments) the scalability of different context-bounded analysis algorithms. Both threads increment a global variable \( x \), and then, depending on the value of \( x \), decrement it again. \( t_2 \) uses a local variable \( y \) to store the value of \( x \) and uses this in the test (cf. lines 12-13). This simulates a possible context switch between the evaluation of the guard and the execution of the next statement. Figure 1(c) shows the CFG representation of the two threads \( t_1 \) and \( t_2 \). Note that this example contains an assertion violation in line 23, where the invariant \( x = 1 \) does not hold under specific thread interleavings.

Figure 2 shows a fragment of the reachability tree for threads \( t_1 \) and \( t_2 \). We build this by first executing the goto-program of Figure 1(b) sequentially, i.e., in the same order that the threads are created. In this case, we first execute the statements of \( t_1 \) (i.e., lines 3-5), followed by the statements of \( t_2 \) (i.e., lines 8-12). The initial node of the RT fragment is \( \nu_0 = (t_0, 0, s_0, (L_{10}, true), (L_2, true), (L_7, true)) \), i.e., the main thread \( t_0 \) is active at line 16, the program is before the first context switch, the state \( s_0 \) has \( x = 0 \) and \( y \) undefined, and both threads \( t_1 \) and \( t_2 \) have just been started, i.e., are at their initial location with guards true. To expand the RT, we check which threads are enabled from \( s_0 \). Since \( t_1 \) and \( t_2 \) are both enabled and since our approach always expands the enabled thread with the smallest index, we expand the transitions of \( t_1 \). The transition relation \( R^1_1(s_0, s_1) \) of \( t_1 \) that represents the assignment \( x = x + 1 \) is defined as follows:

\[
R^1_1(s_0, s_1) \iff l_1 = L_3 \land x_1 = x_0 + 1
\]

\[\land \forall v \in V \setminus \{x\} : v_1 = v_0\]

The first term corresponds to the unconditional edge from line 2 to 3 (see Figure 1(c)). The second term defines the new value of the shared variable \( x \). The third term ensures that the values of \( V \), but not \( x \), do not change in the transition from \( s_0 \) to \( s_1 \). To create node \( \nu_1 \), we apply rule R1, which gives us \( \nu_1 = (t_1, 1, s_1, ((L_{10},true),(L_3,true),(L_7,true))) \). We then check again which threads are enabled and expand \( t_1 \) as the enabled thread with the smallest index. The transition relation that represents the branch at program location L4 is defined by a case-split on the value of \( x \) in state \( s_1 \).

\[
R^2_1(s_1, s_2) \iff l_2 = \begin{cases} L_6 : & -(x_1 > 1), \\
L_5 : & \text{otherwise}
\end{cases}
\]

\[\land \forall v \in V : v_2 = v_1\]

The transition does not affect the global state (as the condition \( -(x_1 > 1) \) holds), so we only increment the program location but do not create a new node in the RT (described in rule R3). Therefore, to expand the next node from \( \nu_1 \), we check again which threads are enabled and since \( t_1 \) has executed all its statements, we then expand the first instruction of thread \( t_2 \). The transition relation \( R^2_1(s_1, s_2) \) of \( t_2 \) is similar to \( R^1_1(s_0, s_1) \). We thus apply rules R1 and R2 to derive \( \nu_2 = (t_2, 2, s_2, ((L_{10},true),(L_6,true),(L_9,true))) \). The remaining instructions of successors of \( \nu_2 \) are derived in the same way. After creating \( \nu_4 \), both \( t_1 \) and \( t_2 \) do not have enabled transitions and we backtrack to explore pending transitions from previous nodes; in this case, we have already explored \( \nu_3 \) and \( \nu_4 \) and continue the RT exploration at \( \nu_1 \).

### 3.2 Lazy Approach

The idea of the lazy approach to verify multi-threaded software is to traverse the RT depth-first, and to call the single-threaded BMC procedure on each interleaving whenever we reach an RT leaf node. We stop the RT traversal either when we find a bug, or have systematically explored all interleavings. Figure 3 details how the lazy approach works. Formally, given an RT \( T = \{\nu_1, \ldots, \nu_k\} \) that represents the program unfolding for a context bound \( C \) and a bound \( k \), and a property \( \phi \), we derive a VC \( \psi_k^\nu \) for a given interleaving (or computation path) \( \pi = \{\nu_1, \ldots, \nu_k\} \) such that \( \psi_k^\nu \) is satisfiable if and only if \( \phi \) has a counterexample of depth \( k \) that is exhibited by \( \pi \). The VC \( \psi_k^\nu \) is a quantifier-free formula in a decidable subset of first-order logic, which is checked for satisfiability with an SMT solver. The model checking problem associated with SMT-based BMC of a given \( \pi \) is formulated by constructing the logical formula [1, 12]:

\[
\psi_k^\nu = I(s_0) \land R(s_0, s_1) \land \cdots \land R(s_{k-1}, s_k) \land \neg \phi_\pi
\]  

(1)

Here, \( \phi_\pi \) represents a safety property \( \phi \) in step \( k \), I is the set of initial states and \( R(s_i, s_{i+1}) \) is the transition relation at time steps \( i \) and \( i+1 \), as described by the states of the nodes in \( \pi \). In order to check if the logical formula (1) is satisfiable or unsatisfiable, the SMT solver constrains some symbols by a given background theory (e.g., the theory of arithmetic) restricts the interpretation of symbols such as \( +, \cdot \leq, 0 \) and 1) [10]. If (1) is satisfiable, then \( \phi \) is violated and the SMT solver provides a satisfying assignment, from which we can extract the values of the program variables to construct a counterexample, i.e., a sequence of states \( s_0, s_1, \ldots, s_k \) with \( s_0 \in S_0 \) and \( R(s_i, s_{i+1}) \) for \( 0 \leq i < k \). If (1) is unsatisfiable, we can conclude that no error state is reachable in length \( k \) along \( \pi \).

**Step 1:** Initialize the stack with the initial node \( s_0 \) and the initial path \( s_0 = (v_0) \).

**Step 2:** If the stack is empty, terminate with “no error”.

**Step 3:** Pop the current node \( \nu \) and current path \( \pi \) off the stack and compute the set \( \nu' \) of successors of \( \nu \) using rules R1-R6.

**Step 4:** If \( \nu' \) is empty, derive the VC \( \psi_k^\nu \) for \( \pi \) using formula (1), and call the SMT solver on it. If \( \psi_k^\nu \) is satisfiable, terminate with “error”; otherwise, goto step 2.

**Step 5:** If \( \nu' \) is not empty, then for each node \( \nu \in \nu' \), add \( \nu \) to \( \pi \), and push node and extended path on the stack. Goto step 3.

**Figure 3:** Algorithm of the lazy approach.

On the face of it, the lazy approach seems to be naive:
despite the context-bounding, the RT and thus the number of interleavings can grow very quickly, and we need to invoke the SMT solver several times to check the satisfiability of formula (1), which might slow down the verification process. However, there are several observations that make this approach worthwhile. First, if the program contains any errors at all, they will often be exhibited in a substantial fraction of the interleavings (cf. [23] for experience on real applications), so that in practice we only need to explore a small part of the search space until we find the first error. In our running example, the invariant $x = 1$ does not hold for the two nodes $\nu_{10}$ and $\nu_{18}$ and if we traverse the RT depth-first and left-to-right, the error already shows up in the third interleaving. Second, we do not need to actually build the entire RT; instead, we only keep in memory nodes on computation paths that are still unexplored and expand them one path at a time. We then construct the VC for the chosen computation path and feed it into the SMT solver to check for satisfiability. Third, and most important, we can leverage the optimizations from the CBMC front-end (e.g., constant propagation and folding) to exploit which transitions are enabled in a given state to drive the exploration of the interleavings and to reduce both the number of interleavings to be explored and the size of the formulas sent to the SMT solver. For example, if we continue to explore thread $t_1$ from node $\nu_1$, the front-end exploits the fact that $x = 1$ to infer that the guard in line 4 holds. $t_1$ thus continues in line 6, and terminates, so that the exploration continues with a context switch to thread $t_2$, as shown in node $\nu_2$.

In summary, the lazy approach guides the symbolic execution between the threads and systematically explore all the possible interleavings in a lazy way. This approach can find bugs fast, but as the front-end invokes the SMT solver, once for each possible computation path, it can suffer performance degradation, in particular for correct programs where we explore all possible interleavings.

### 3.3 Schedule Recording Approach

State-of-the-art SMT solvers are built on top of efficient SAT solvers to speed up the performance on large problems by exploiting the support for conflict clauses and non-chronological backtracking. In the schedule recording approach we leverage this and avoid invoking the SMT solver repeatedly. We build the RT as before to systematically explore the interleavings, but we now add schedule guards [17] to record in which order the scheduler has executed the program. Figure 4 shows how schedule guards are added to the program during the exploration of the left-hand side of the RT in Figure 2. We then encode all interleavings into a single formula, which is finally passed to the SMT solver.

Since control-flow tests cannot influence the state, we only need to add guards to effective statements, i.e., assignments and assertions. Similarly, we only need to record effective context switches (ECS), i.e., context switches to an effective statement. Each effective program statement is then prefixed by a schedule guard $ts_i = j$ where $ts_i$ is the thread selection variable for the $i$-th ECS and $j$ is the thread identifier. Its

---

**Figure 2:** Fragment of the reachability tree of the multi-threaded goto-program of Figure 1(b). Nodes with dashed line represent program locations that violate the assertion statement in line 18 of Figure 1(b).

**Figure 4:** Schedule recording applied to the left-hand side of the RT in Figure 2.
intuitive interpretation is that the statement can only be executed if thread \( j \) is scheduled to run after the \( i \)-th ECS. For example, the schedule guard \( ts_1 = 1 \) at \( L_4 \) encodes that \( x = x + 1 \) can only be executed if \( t_1 \) runs after the first ECS.

The schedule guards are added when program statements are executed symbolically and become part of the produced VCs. They can be derived from the RT nodes, i.e., for node \( \nu \), we construct the guard \( ts_C = A_\nu \). The thread selection variables are free variables that the SMT solver will instantiate with concrete values. The instantiation of all thread selection variables corresponds to the choice of a specific interleaving. In our example, if the SMT solver chooses \( ts_1 = 1 \), \( ts_2 = 2 \), \( ts_3 = 2 \), and \( ts_4 = 2 \), then the model checker simulates the effect of executing the program statements at \( L_3, L_9, L_{10}, \) and \( L_{12} \) (in that order). Note that the ordering of statements within a thread is of course still ensured by the program order semantics, so that program statement at \( L_9 \) will not be executed before program statement at \( L_9 \). We further define a schedule \( SCH \) to determine which interleavings are considered and encode the guards in (2) as:

\[
\psi_k = \bigwedge_{i=0}^{n} CH(s_i) \land \ldots \land SCH(s_k) \land \neg \phi_k
\]

Here \( SCH(s_i) \) represents a constraint on the schedule guard of state \( s_i \). If we do not add any constraints, then we formulate \( \bigwedge_{i=0}^{n} CH(s_i) = \text{true} \) and all possible interleavings are considered. However, if we want to apply aggressive reductions (for example by exploiting the proofs of unsatisfiability as described in the next subsection), we can add constraints to \( SCH \) to force the removal of interleavings that do not contribute to checking a given property. Although, we can bound the number of preemptions and exploit which transitions are enabled in a given state when we build formula (2), the number of threads and context switches can still grow very large quickly, and easily “blow-up” the solver.

### 3.4 UW Approach

The core idea of the under-approximation and widening (UW) approach is to check models with an increasing set of allowed interleavings [15]. We start from an underapproximation describing a single interleaving and widen the model by adding more interleavings incrementally based on the proof objects generated from an SMT solver [10]. We define \( \psi' \) as an underapproximated model of \( \psi \), i.e., \( \psi' = \psi \land SCH(s_0) \land \ldots \land SCH(s_k) \), where we introduce constraints on the schedule guards. We can see that if \( \psi' \) is unsatisfiable, then \( \psi' \) is also unsatisfiable; however, it is possible that \( \psi \) is satisfiable while \( \psi' \) is not, due to the constraints on the schedule. Thus, \( \psi' \) can be thought of as an underapproximation of \( \psi \) and each satisfying assignment of \( \psi' \) is also a satisfying assignment to \( \psi \). The main steps of the UW algorithm are shown in Figure 5.

The additional literals \( d_{ij} \) introduce constraints on the schedule guards (e.g., \( d_{ij} \rightarrow ts_i = j \)), which allow us to guide the widening process according to the variables that participate in the proof of unsatisfiability produced by the SMT solver. This means that the schedule is now updated based on the information extracted from the proof, which aims to remove interleavings that are not relevant for checking a given property [15, 19].

#### Step 1: Add control literals \( d_{ij} \) (where \( i \) is the ECS number and \( j \) is the thread identifier) to the VC \( \psi_k \).

#### Step 2: Add negated control literals \( \neg d_{ij} \) to the schedule \( SCH \), except those enabling the first interleaving.

#### Step 3: Check satisfiability of \( \psi_k \); if \( \psi_k \) is satisfiable, then terminate with “error”.

#### Step 4: Check whether the proof objects generated by the SMT solver contains any control literals; if not terminate with “no error”.

#### Step 5: Remove literals that are contained in the proof objects from the schedule \( SCH \) and go to step 3.

Figure 5: Algorithm of the UW approach.

The code underapproximation differs from [15]. The authors in [15] encode an underapproximation using \( m \times n \) control literals, where \( m \) is the number of control points that guard each program statement and \( n \) is the number of processes. In our encoding, we use \( e \times n \) control literals, where \( e \) is the number of ECS (with \( e \leq m \)) and \( n \) is the number of threads. If we were to include a control literal for each statement as in [15], then our solution might not scale in practice to large multi-threaded software systems.

### 4. MODELLING SYNCHRONIZATION PRIMITIVES INPTHREAD

This section presents our modelling of the synchronization primitives of the Pthread library [20]. We assume that the library function implementations are correct and focus our effort on verifying only the client programs that use them. We thus provide an instrumented model of the Pthread functions and use this to model check the client code.

#### 4.1 Modelling Mutex Locking Operations

The Pthread library supports two functions to implement mutual exclusion between threads, \texttt{pthread_mutex_lock} and \texttt{pthread_mutex_unlock}. Both functions take as argument a data structure called \texttt{mutex} that has two states, “locked” and “unlocked”. \texttt{pthread_mutex_lock} locks the mutex if it is unlocked; otherwise it blocks the current thread until the mutex is unlocked and can successfully be locked again. \texttt{pthread_mutex_unlock} simply unlocks a locked mutex. Computation paths are blocked on a mutex when a thread tries to lock a mutex that has already been locked by another thread. As an example, consider the threads \( t_A \) and \( t_B \), which both lock and unlock the same mutex \( m \), as shown in Figure 6. The paths \( A_0; A_1; B_0; B_1 \) and \( A_0; B_0; A_1; A_1 \) are non-blocking or wait-free while the other two paths are blocked.

Figure 6: Computation paths blocking on a mutex.

A strategy to model mutex operations based on the notion of wait-free paths was proposed in [24, 25]. Instead of blocking the computation paths starting with \( A_0; B_0 \) and \( B_0; A_0 \),
they are simply ignored by modelling `pthread_mutex_lock` as `atomic {assume(sm == 0); sm = 1}`, where the statement `assume(sm == 0)` cuts off subsequent paths if the mutex is already locked. `pthread_mutex_unlock` is then modelled as `atomic {assert(sm == 1); sm = 0}`, which simply checks if the mutex is already locked. If so, the lock is released; otherwise, a thread tries to unlock a mutex that has not been locked previously, and we have detected an error.

This is sufficient to find bugs related to data races and lock acquisition ordering, but not to detect local and global deadlocks [24, 25]. We thus model `pthread_mutex_lock` in such a way that we can detect global and local deadlock caused by the wrong use of the mutexes; `pthread_mutex_unlock` remains unchanged. For this, we first need to look in more detail at the different possible states that our model allows for a thread: (i) Join state: the thread is waiting for another thread to terminate; (ii) Lock state: the thread is waiting for a mutex to be unlocked; (iii) Wait state: the thread is waiting for a signal or broadcast to wake up; (iv) Exit state: the thread has already exited; (v) Free state: the thread is not in any of the above four states and is free to execute its instructions. A thread is blocked if it is in one of the `join`, `lock` or `wait` states, and is supposed to be running if it is not in `exit` state. Global deadlock occurs when all threads are blocked on a mutex and a local deadlock occurs when some of the threads form a waiting cycle. In both cases, we can detect the deadlock if there is no running thread in the free state, i.e., the number of blocked threads is equal to the number of running threads. Figure 7 presents our modelling to detect global and local deadlock with mutexes, which maintains counts on both blocked and running threads with global variables.

```c
1  int pthread_mutex_lock(pthread_mutex_t *m) {
2    extern uint trds_in_run, c_lock=0;
3    atomic {
4      unlocked = (mutex_lock_field(*m)==0);
5      if (unlocked) mutex_lock_field(*m) = 1;
6      else c_lock = c_lock + 1;
7    }
8    atomic {
9      if (mutex_lock_field(*m)==0)
10         c_lock = c_lock - 1;
11      if (!unlocked) {
12        deadlock_mutex = (c_lock<trds_in_run);
13        assert(!deadlock_mutex);
14        assume(!deadlock_mutex);
15      }
16    }
17    return 0;
18  }
```

Figure 7: Modelling mutex lock operation.

`mutex_lock_field` retrieves the state of the mutex. We also use the variable `c_lock` to count the number of threads that are in the lock state due to mutex `m`, and `trds_in_run` to count the number of threads that are currently running. Initially, the mutex is unlocked and we only lock it after the first call to `pthread_mutex_lock`. In subsequent calls, we increase the value of the variable `c_lock`, allow context switches, check if the mutex `m` was unlocked, and then assert `c_lock<trds_in_run`. If the assertion fails, a deadlock was detected: a thread is blocked by a lock operation on a mutex and the required mutex never gets unlocked by the thread that owns it, either because the locking thread has exited or because it has been blocked by another operation. If the assertion holds, we then eliminate this execution as described above.

### 4.2 Modelling Conditional Waiting

We model functions `pthread_cond_wait`, `pthread_cond_signal`, and `pthread_cond_broadcast` from the Pthread library that implement conditional waiting. All functions take as argument a condition variable `c` that has also two states, “locked” and “unlocked”. `pthread_cond_wait` also takes a mutex argument. Our modelling of the conditional waiting operation again employs the notion of wait-free execution paths. `pthread_cond_wait` is used to block the thread on a condition variable; the blocked thread is woken up only if another thread calls signal or broadcast. If several threads are blocked on a condition variable, then `pthread_cond_signal` non-deterministically unblocks at least one of them while `pthread_cond_broadcast` unblocks all threads blocked on the specified condition variable.

Figure 8 shows our modelling for the wait-operation. We use the variable `c_wait` to count the number of threads that are in the wait state due to condition `c`. Whenever a thread calls `pthread_cond_wait`, we atomically lock the condition variable `c`, assert that the mutex `m` is currently locked, and release the mutex (so that other threads that access it can make progress), and then increment the number of threads in wait state (i.e., threads that are waiting for a signal or broadcast to wake up). We then allow context switches before we check whether the number of threads in wait state is less than the total number of the threads that are currently running with the assertion `c_wait<trds_in_run`. If the assertion holds or the variable `c` is unlocked, we simply eliminate this execution as described above.

```c
1  int pthread_cond_wait(pthread_cond_t *c, 
2    pthread_mutex_t *m) {
3    extern uint trds_in_run, c_wait=0;
4    atomic {
5      cond_lock_field(*c) = 1
6      assert(mutex_lock_field(*m))
7      mutex_lock_field(*m) = 0
8      c_wait = c_wait + 1
9    }
10   atomic {
11     deadlock_wait = (c_wait<trds_in_run)
12     assert(deadlock_wait);
13     assume(!deadlock_wait)
14     return 0;
15   }
16  }
```

Figure 8: Modelling conditional waiting operation.

To model signal-operations, we simply release the condition variable, i.e., `c = 0`. To model broadcast-operations, we create a global variable called `broadcast_id`, which records the number of broadcast operations that have executed and which gets incremented inside `pthread_cond_broadcast`. In the wait-operation, the thread records the current value of `broadcast_id` before it is forced to make context switches to other threads. When the context is switched back to the current thread, an assertion checks if a broadcast operation has occurred by checking whether the current value of `broadcast_id` is greater than the recorded value. The deadlock is detected if there is no path with broadcast operations.
5. EXPERIMENTAL EVALUATION

We have implemented the lazy, schedule recording, and UW approaches described in Section 3 in our ESBMC tool that supports the SMT logics $\text{QE}_{\text{AUFBV}}$ and $\text{QE}_{\text{AUFLIRA}}$ as specified in the SMT-LIB [27]. In our experiments, we have used ESBMC v1.15.1 together with Z3 v2.11 [10], which was the most efficient SMT solver in our previous experiments [8]. ESBMC and the benchmarks are available at http://users.ecs.soton.ac.uk/1cc08x/esbmc/. All experiments were conducted on an otherwise idle Intel Pentium Dual CPU with 4 GB of RAM running Windows and Linux OS respectively. For all benchmarks, the time limit has been set to 3600 seconds to check all properties at once. All times given are wall clock time in seconds as measured through a single execution. In our experiments, we chose CHESS v0.1.30626.0 [21] and SATABS v2.5 [6] as two of the most widely used verification tools.

5.1 Comparison to CHESS

CHESS is a concurrency testing tool for C# programs. It implements iterative context-bounding and explores the various thread schedules deterministically [21]. CHESS requires idempotent unit tests that it repeatedly executes in a loop, exploring a different interleaving on each iteration. In this respect, it is similar to our lazy approach; however, CHESS is a purely dynamic, test-based tool and originally employed a stateless search technique, but its latest version (v0.1.30626.0) performs state hashing based on a happens-before graph to avoid exploring the same state repeatedly.

Table 1 shows the detailed results of the comparison between ESBMC and CHESS on a 2GHz machine. reordering, twostage, and wrong lock are different versions of a reader/writer program [26]. The numbers $(x, y)$ indicate that we have $x$ instance(s) of thread $t_x$ and $y$ instance(s) of thread $t_y$. According to [26], increasing the number of instances of a given thread while keeping constant the number of instances of the other thread, substantially increases the “semantic hardness” of the error discovery. Note that all benchmarks only check for a single, violated property. micro is a synthetic micro-benchmark [14] which checks a single valid property. It is used to check the scalability of multi-threaded software verification tools. The number in brackets indicates the total number of visible statements on each thread. In the table, $L$ is the size of the code (in lines), and $T$ the total number of threads. $B$ is the number of BMC unrolling steps for each loop, while $C$ is the context switch bound. Except for reordering & bad, $C$ is set to the minimum number of context switches required to expose the error. $\text{Time}$ is the time in seconds until the error is found; timeouts are denoted by $\text{TO}$. For ESBMC, $I$ is the total number of generated interleavings, while $F1$ is the total number of failed interleavings. The column iter gives the number of iterations required to prove or disprove the property in the UW approach. For CHESS, Tests reports the approximate number of tests executed, which is not related to the number of interleavings. Both tools identify the property violation (resp. confirm that it holds) in all cases where they do not run out of time or memory.

As we can see in Table 1, CHESS is effective for programs where there are a small number of threads, but it does not scale that well and consistently runs out of time when we increase the number of threads. In general, CHESS times out when the number of threads increases beyond six. The relatively poor scalability of CHESS has already been observed by [26]. In contrast, our lazy algorithm is able to find bugs quickly even when we increase the number of threads and the context bound, and consistently outperforms CHESS as well as the schedule recording and UW approaches. However, note that it runs out of memory for test cases 16 and 18 when we increase the number of context switches to 18 and 13 respectively.

5.2 Comparison to SATABS

SATABS is an ANSI-C model checker which supports the verification of multi-threaded software with shared variables using the CEGAR technique. We compare our approaches against SATABS v2.5 [6] based on Cadence SMV using a number of multi-threaded programs taken from standard benchmark suites. Table 2 shows the results achieved on a 3GHz machine. Programs that end on “bad” contain an error (i.e., at least one of the properties is satisfiable) while those that end on “ok” are correct. Here, #P gives the number of properties to be verified for each program, which includes array bounds, pointer safety, division by zero, deadlock and order violations checks. A context bound of $\infty$ means that we did not specify a bound. A “+” result indicates that the tool failed with an error such as internal (I) and refinement (RF) failure, memory overflow (MO), time-out (TO), or failed to detect errors in the program. A “-” indicates that the tool detected the error or proved all VCs.

Programs 1-6 are concurrent implementations of stack, queue, and circular buffer data structures; programs 1 and 2 are extracted from an embedded application [7]. Programs 7-14 are from the INSPECT benchmark [29] and use mutex and condition synchronization primitives from the Pthread library. Programs 15-17 are from the VV-lab benchmarks [26] and contain common concurrency bugs such as data races, atomicity and order violations. Programs 18-20 are embedded applications that run on a dual core processor; they are implemented in a commercial set-top box product from NXP semiconductors [22]. Program 21 is the same synthetic micro-benchmark described in Section 5.1, but here we increase further the number of context switches to check the scalability of our approaches.

As we can see in Table 2, SATABS produces refinement failures (RF) for most programs. These programs contain linear arithmetic operations with arrays and the predicate abstraction technique implemented in SATABS seems to suffer from a lack of precision when dealing with arrays. However, the ability of a verification tool to check such programs is particularly important as many real-world multi-threaded programs belong to this class. SATABS also times out for large programs or for programs with many threads (cf. programs 7, 8, 9, 13, and 21). Additionally, SATABS gives false positives on programs 14-16, which contain known bugs related to data races, atomicity and order violations. Note that SATABS uses predicate abstraction and refinement, and in some sense tries to solve a harder problem than BMC. However, the results in Table 2 indicate that this problem may still be too hard for multi-threaded applications, as SATABS is unable to prove the required properties.

We can also see in Table 2 that if the program contains errors at all, these errors indeed generally occur in most interleavings explored; consequently, the lazy approach is very fast for these cases. The notable exception is wronglock_bad, where less than 0.1% of the interleavings expose the error
and SATABS is substantially faster than ESMBBC (but fails to find the error); however, even here the lazy approach outperforms both the schedule recording and UW approaches. Similarly, the lazy approach is capable of handling safe programs in which the number of threads and context switches grows quickly, which makes the formula harder and often “blows up” the SMT solver. The UW approach is typically slower than schedule recording. We suspect that the proof generation of the SMT solver (which is required to produce the unsatisfiable cores) causes memory overhead and corresponding slowdowns; this was also reported previously [11].

6. RELATED WORK

SMT-based BMC is gaining popularity in the formal verification community [10]. However, most work focuses on sequential software, uses only restricted sets of theories (e.g., integer and real arithmetic) that do not precisely reflect the ANSI-C semantics [12] or does not address important language constructs [1].

Cimatti et al. [4] describe an approach to verify SystemC that similarly combines explicit state space exploration (i.e., the explicit exploration of the different possible interleavings) with symbolic model checking (i.e., the symbolic representation and updates of the state). However, we use BMC instead of predicate abstraction, and we implement a realistic scheduler, i.e., our scheduler may preempt a thread at any visible instruction in its execution, whereas [4] encodes the semantics of the non-preempting SystemC scheduler. We also exploit the SMT techniques on large problems by encoding all possible interleavings into a single formula.

Qadeer and Rehof present a pragmatic method to discover bugs in concurrent software in which the program analysis is restricted to executions with a bounded number of context switches [23]. However, they do not apply it to realistic concurrent software benchmarks and the integration of the context-bounded algorithm into the explicit state model

<table>
<thead>
<tr>
<th>Test Program</th>
<th>#L</th>
<th>#T</th>
<th>#P</th>
<th>B</th>
<th>C</th>
<th>CHESS</th>
<th>Lazy</th>
<th>Schedule</th>
<th>UW</th>
</tr>
</thead>
<tbody>
<tr>
<td>reorder_4_bad (2.1)</td>
<td>84</td>
<td>3</td>
<td>3</td>
<td>1</td>
<td>1</td>
<td>200</td>
<td>&lt;1</td>
<td>&lt;1/25</td>
<td>&lt;1</td>
</tr>
<tr>
<td>reorder_4_bad (3.1)</td>
<td>84</td>
<td>4</td>
<td>4</td>
<td>5</td>
<td>98</td>
<td>13000</td>
<td>&lt;1</td>
<td>1/82</td>
<td>1</td>
</tr>
<tr>
<td>reorder_4_bad (4.1)</td>
<td>84</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>TO</td>
<td>329000</td>
<td>&lt;1</td>
<td>1/271</td>
<td>1</td>
</tr>
<tr>
<td>reorder_4_bad (5.1)</td>
<td>84</td>
<td>6</td>
<td>6</td>
<td>7</td>
<td>TO</td>
<td>396000</td>
<td>&lt;1</td>
<td>1/855</td>
<td>36</td>
</tr>
<tr>
<td>reorder_4_bad (6.1)</td>
<td>84</td>
<td>6</td>
<td>6</td>
<td>6</td>
<td>TO</td>
<td>371000</td>
<td>&lt;1</td>
<td>1/2810</td>
<td>232</td>
</tr>
<tr>
<td>reorder_4_bad (7.1)</td>
<td>84</td>
<td>6</td>
<td>6</td>
<td>5</td>
<td>TO</td>
<td>366000</td>
<td>&lt;1</td>
<td>1/824</td>
<td>MO</td>
</tr>
<tr>
<td>twostage_4_bad (2.1)</td>
<td>128</td>
<td>6</td>
<td>6</td>
<td>4</td>
<td>5</td>
<td>500</td>
<td>1</td>
<td>1/35</td>
<td>1</td>
</tr>
<tr>
<td>twostage_4_bad (3.1)</td>
<td>128</td>
<td>7</td>
<td>4</td>
<td>4</td>
<td>215</td>
<td>27000</td>
<td>2</td>
<td>1/32</td>
<td>1</td>
</tr>
<tr>
<td>twostage_4_bad (4.1)</td>
<td>128</td>
<td>5</td>
<td>5</td>
<td>6</td>
<td>TO</td>
<td>386000</td>
<td>2</td>
<td>1/44</td>
<td>1</td>
</tr>
<tr>
<td>twostage_4_bad (5.1)</td>
<td>128</td>
<td>6</td>
<td>6</td>
<td>6</td>
<td>TO</td>
<td>366000</td>
<td>2</td>
<td>1/45</td>
<td>2</td>
</tr>
<tr>
<td>wronglock_4_bad (1,3)</td>
<td>110</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>28</td>
<td>3000</td>
<td>5</td>
<td>2/489</td>
<td>10</td>
</tr>
<tr>
<td>wronglock_4_bad (1,4)</td>
<td>110</td>
<td>6</td>
<td>6</td>
<td>8</td>
<td>72</td>
<td>9000</td>
<td>10</td>
<td>3/2869</td>
<td>30</td>
</tr>
<tr>
<td>wronglock_4_bad (1,5)</td>
<td>110</td>
<td>6</td>
<td>6</td>
<td>7</td>
<td>TO</td>
<td>356000</td>
<td>18</td>
<td>4/1206</td>
<td>225</td>
</tr>
<tr>
<td>wronglock_4_bad (1,6)</td>
<td>110</td>
<td>7</td>
<td>7</td>
<td>8</td>
<td>TO</td>
<td>350000</td>
<td>34</td>
<td>5/39100</td>
<td>MO</td>
</tr>
<tr>
<td>micro_4,ok (100)</td>
<td>247</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>316</td>
<td>35856</td>
<td>&lt;1</td>
<td>0/4</td>
<td>&lt;1</td>
</tr>
<tr>
<td>micro_4,ok (100)</td>
<td>247</td>
<td>1</td>
<td>1</td>
<td>17</td>
<td>TO</td>
<td>300000</td>
<td>1095</td>
<td>0/13072</td>
<td>MO</td>
</tr>
<tr>
<td>micro_4,ok (100)</td>
<td>365</td>
<td>3</td>
<td>1</td>
<td>12</td>
<td>TO</td>
<td>272000</td>
<td>&lt;1</td>
<td>0/9</td>
<td>&lt;1</td>
</tr>
<tr>
<td>micro_4,ok (100)</td>
<td>365</td>
<td>3</td>
<td>1</td>
<td>12</td>
<td>TO</td>
<td>290000</td>
<td>1021</td>
<td>0/12939</td>
<td>MO</td>
</tr>
</tbody>
</table>

Table 1: Results of the comparison between ESMBBC (v1.15.1) and CHESS (v0.1.30626.0).

<table>
<thead>
<tr>
<th>Test Program</th>
<th>#L</th>
<th>#T</th>
<th>#P</th>
<th>B</th>
<th>C</th>
<th>SATAB</th>
<th>Lazy</th>
<th>Schedule</th>
<th>UW</th>
</tr>
</thead>
<tbody>
<tr>
<td>circular_buffer_ok [7]</td>
<td>111</td>
<td>2</td>
<td>9</td>
<td>8</td>
<td>∞</td>
<td>† = *</td>
<td>0/8287</td>
<td>MO</td>
<td>MO</td>
</tr>
<tr>
<td>queue_ok [9]</td>
<td>147</td>
<td>2</td>
<td>12</td>
<td>41</td>
<td>∞</td>
<td>RF</td>
<td>&lt;1</td>
<td>0/6</td>
<td>3</td>
</tr>
<tr>
<td>stack_bad [9]</td>
<td>105</td>
<td>2</td>
<td>5</td>
<td>11</td>
<td>TO</td>
<td>225</td>
<td>0/4/904</td>
<td>1026</td>
<td>1097</td>
</tr>
<tr>
<td>stack_bad [9]</td>
<td>106</td>
<td>2</td>
<td>6</td>
<td>11</td>
<td>RF</td>
<td>&lt;1</td>
<td>4/16</td>
<td>2</td>
<td>6</td>
</tr>
<tr>
<td>fsbench_ok [29]</td>
<td>81</td>
<td>26</td>
<td>47</td>
<td>26</td>
<td>2</td>
<td>† = *</td>
<td>0/676</td>
<td>304</td>
<td>301</td>
</tr>
<tr>
<td>fsbench_bad [29]</td>
<td>80</td>
<td>27</td>
<td>48</td>
<td>27</td>
<td>2</td>
<td>† = *</td>
<td>&lt;1</td>
<td>129/729</td>
<td>360</td>
</tr>
<tr>
<td>stateful2D ok [29]</td>
<td>77</td>
<td>15</td>
<td>24</td>
<td>129</td>
<td>4</td>
<td>TO</td>
<td>195</td>
<td>0/1790</td>
<td>220</td>
</tr>
<tr>
<td>stateful2D ok [29]</td>
<td>60</td>
<td>2</td>
<td>3</td>
<td>20</td>
<td>10</td>
<td>† = *</td>
<td>95</td>
<td>0/1024</td>
<td>487</td>
</tr>
<tr>
<td>sync02 ok [29]</td>
<td>74</td>
<td>2</td>
<td>6</td>
<td>21</td>
<td>RF</td>
<td>&lt;1</td>
<td>0/121</td>
<td>60</td>
<td>60</td>
</tr>
<tr>
<td>sync02 bad [29]</td>
<td>74</td>
<td>2</td>
<td>6</td>
<td>21</td>
<td>RF</td>
<td>&lt;1</td>
<td>5/186</td>
<td>132</td>
<td>383</td>
</tr>
<tr>
<td>async0,4, bad [29]</td>
<td>1253</td>
<td>3</td>
<td>279</td>
<td>200</td>
<td>2</td>
<td>3/46</td>
<td>1/31</td>
<td>1/127</td>
<td>125</td>
</tr>
<tr>
<td>isp2ompok [29]</td>
<td>6595</td>
<td>5</td>
<td>8568</td>
<td>1</td>
<td>9</td>
<td>TO</td>
<td>1800</td>
<td>0/1294</td>
<td>MO</td>
</tr>
<tr>
<td>reordered10, ok [9,1] [26]</td>
<td>84</td>
<td>9</td>
<td>10</td>
<td>11</td>
<td>4</td>
<td>† = *</td>
<td>1/154574</td>
<td>MO</td>
<td>MO</td>
</tr>
<tr>
<td>twostage100,bad (199,1) [26]</td>
<td>128</td>
<td>100</td>
<td>13</td>
<td>100</td>
<td>4</td>
<td>2</td>
<td>&lt;1</td>
<td>1/139</td>
<td>93</td>
</tr>
<tr>
<td>wronglock_8_bad (1,7) [26]</td>
<td>110</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>TO</td>
<td>20</td>
<td>90/6/104015</td>
<td>MO</td>
<td>MO</td>
</tr>
<tr>
<td>extshbD1M1 ok [22]</td>
<td>1060</td>
<td>2</td>
<td>24</td>
<td>16</td>
<td>20</td>
<td>TO</td>
<td>229</td>
<td>0/71</td>
<td>226</td>
</tr>
<tr>
<td>extshbD1M1 ok [22]</td>
<td>125</td>
<td>4</td>
<td>45</td>
<td>10</td>
<td>10</td>
<td>RF</td>
<td>&lt;1</td>
<td>0/111</td>
<td>93</td>
</tr>
<tr>
<td>extshbD1M1 ok [22]</td>
<td>109</td>
<td>3</td>
<td>35</td>
<td>7</td>
<td>17</td>
<td>TO</td>
<td>225</td>
<td>0/91</td>
<td>171</td>
</tr>
<tr>
<td>micro_4,ok (100)</td>
<td>1171</td>
<td>10</td>
<td>10</td>
<td>1</td>
<td>17</td>
<td>TO</td>
<td>254</td>
<td>0/29260</td>
<td>MO</td>
</tr>
</tbody>
</table>

Table 2: Results of the comparison between SATABS (v2.5) and ESMBBC (v1.15.1).
checker ZING is left for future work. Rabinovitz and Grumberg describe an extension of CBMC to concurrent C programs [25], which translates each C thread individually into SSA form and adds constraints for a bounded number of context-switches, as in [23]. This approach, however, is limited to two threads, and requires the user to run CBMC twice in order to detect different types of bugs (“regular” and concurrency bugs). It is also only evaluated on a concurrent bubblesort, but not on a set of realistic applications.

Ganai and Gupta describe a lazy method for modelling multi-threaded concurrent systems using shared variables [13], but this again is restricted to two threads. Gupta et al. [17] extend [13, 16] by supporting more than two threads and by combining dynamic partial order reduction with symbolic state space exploration. The benchmarks that have been reported are a parameterized version of the dining philosophers model, which are untypical multi-threaded C programs. Grumberg et al. propose an algorithmic method based on SAT and BMC to model check a multi-process system based on a series of under-approximated models [15]. This approach, however, does not integrate context-bounded analysis and it does not address the problem of model checking multi-threaded C software.

7. CONCLUSIONS AND FUTURE WORK

We have presented the lazy, schedule recording, and UW algorithms to model check multi-threaded ANSI-C software with shared variable communication between the threads. We have also presented our modelling of the synchronization primitives of the PThread library that allows us to detect not only atomicity and order violations, but also local and global deadlock, that previous attempts are unable to find [13, 16, 17, 25]. Surprisingly, our approach to check constraints lazily is extremely fast for programs that contain errors and to a lesser extent even for safe programs in which the number of threads and context switches grows quickly. The experimental results also show that the lazy approach generally outperforms not only the schedule recording and UW approaches, but also CHESS [21] and SATABs [6] tools on several non-trivial benchmarks. As far as we are aware, there is no other work that considers a comprehensive SMT-based BMC procedure to verify multi-threaded ANSI-C software by combining symbolic model checking with explicit state space exploration. In future, we plan to explore the use of Craig externalities to prove non-interference of context switches, and to develop an efficient method on top of ESBMC to localize faults in multi-threaded programs.

8. REFERENCES