The University of Southampton
University of Southampton Institutional Repository

Won’t on-chip clock calibration guarantee performance boost and product quality?

Won’t on-chip clock calibration guarantee performance boost and product quality?
Won’t on-chip clock calibration guarantee performance boost and product quality?
In today’s high performance (multi-GHz) microprocessors’ design, on-chip clock calibration features are needed to compensate for electrical parameter variations as a result of manufacturing process variations. The calibration features allow performance boost after manufacturing test and maintain such performance levels during normal operation, thus preserving product quality. This strategy has been proven successful commercially. In this paper, we discuss the impact on performance and product quality of both permanent and transient faults possibly affecting these calibration circuits during manufacturing and normal operation, respectively. In particular, we consider the case of an on-chip clock calibration feature of a commercial high performance microprocessor. We will show that some possible permanent faults may render the on-chip clock calibration schemes useless (in process variations’ compensation), while it is impossible for common manufacturing testing to detect this incorrect behavior. This means that a faulty operating microprocessor may pass the testing phase and be put onto the market, with a consequent impact on product quality and increase in Defect Level. Similarly, we will show that some possible transient faults occurring during the microprocessor in-field operation could defeat the purpose of on-chip clock calibration, again resulting in faulty operation of the microprocessor. This has long range implications to microprocessors’ design as well, considering that process variations on die, as well as across the process, would worsen with continued scaling. Proper strategies to test these clock calibration features and to guarantee their correct operation in the field cannot be ignored. Possible design approaches to solve this problem will be discussed.
415-428
Metra, Cecilia
c420be13-a9cf-471a-96fb-3f43a694ffae
Rossi, Daniele
30c42382-cf0a-447d-8695-fa229b7b8a2f
Mak, T.M.
452aaf4a-4fae-426b-92cc-b8437998d3e3
Metra, Cecilia
c420be13-a9cf-471a-96fb-3f43a694ffae
Rossi, Daniele
30c42382-cf0a-447d-8695-fa229b7b8a2f
Mak, T.M.
452aaf4a-4fae-426b-92cc-b8437998d3e3

Metra, Cecilia, Rossi, Daniele and Mak, T.M. (2007) Won’t on-chip clock calibration guarantee performance boost and product quality? IEEE Transactions on Computers, 56 (3), 415-428. (doi:10.1109/TC.2007.53).

Record type: Article

Abstract

In today’s high performance (multi-GHz) microprocessors’ design, on-chip clock calibration features are needed to compensate for electrical parameter variations as a result of manufacturing process variations. The calibration features allow performance boost after manufacturing test and maintain such performance levels during normal operation, thus preserving product quality. This strategy has been proven successful commercially. In this paper, we discuss the impact on performance and product quality of both permanent and transient faults possibly affecting these calibration circuits during manufacturing and normal operation, respectively. In particular, we consider the case of an on-chip clock calibration feature of a commercial high performance microprocessor. We will show that some possible permanent faults may render the on-chip clock calibration schemes useless (in process variations’ compensation), while it is impossible for common manufacturing testing to detect this incorrect behavior. This means that a faulty operating microprocessor may pass the testing phase and be put onto the market, with a consequent impact on product quality and increase in Defect Level. Similarly, we will show that some possible transient faults occurring during the microprocessor in-field operation could defeat the purpose of on-chip clock calibration, again resulting in faulty operation of the microprocessor. This has long range implications to microprocessors’ design as well, considering that process variations on die, as well as across the process, would worsen with continued scaling. Proper strategies to test these clock calibration features and to guarantee their correct operation in the field cannot be ignored. Possible design approaches to solve this problem will be discussed.

Text
tcomp07-clock.pdf - Version of Record
Restricted to Repository staff only
Request a copy

More information

Published date: March 2007
Organisations: Electronic & Software Systems

Identifiers

Local EPrints ID: 368677
URI: http://eprints.soton.ac.uk/id/eprint/368677
PURE UUID: cd0151e1-07e3-4c2d-9726-21d353d3398c

Catalogue record

Date deposited: 23 Sep 2014 10:16
Last modified: 14 Mar 2024 17:51

Export record

Altmetrics

Contributors

Author: Cecilia Metra
Author: Daniele Rossi
Author: T.M. Mak

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×