The University of Southampton
University of Southampton Institutional Repository

BTI aware thermal management for reliable DVFS designs

BTI aware thermal management for reliable DVFS designs
BTI aware thermal management for reliable DVFS designs
In this paper, we show that dynamic voltage and frequency scaling (DVFS) designs, together with stress-induced BTI variability, exhibit high temperature-induced BTI variability, depending on their workload and operating modes. We show that the impact of temperature-induced variability on circuit lifetime can be higher than that due to stress and exceed 50% over the value estimated considering the circuit average temperature. In order to account for these variabilities in lifetime estimation at design time, we propose a simulation framework for the BTI degradation analysis of DVFS designs accounting for workload and actual temperature profiles. A profile is generated considering statistically probable workload and thermal management constraints by means of the HotSpot tool. Using the proposed framework we explore the expected lifetime of the ethernet circuit from the IWLS05 benchmark suite, synthesized with a 32nm CMOS technology library, for various thermal management constraints. We show that margin-based design can underestimate or overestimate lifetime of DVFS designs by up to 67.8% and 61.9%, respectively. Therefore, the proposed framework allows designers to select appropriately the dynamic thermal management constraints in order to tradeoff long-term reliability (lifetime) and performance with upto 35.8% and 26.3% higher accuracy, respectively, against a temperature-variability unaware BTI analysis.
Chahal, Hardeep
691043b0-a8e6-4773-9407-f642a2345cfd
Tenentes, Vasileios
1bff9ebc-9186-438b-850e-6c738994fa39
Rossi, Daniele
30c42382-cf0a-447d-8695-fa229b7b8a2f
Al-Hashimi, Bashir M.
0b29c671-a6d2-459c-af68-c4614dce3b5d
Chahal, Hardeep
691043b0-a8e6-4773-9407-f642a2345cfd
Tenentes, Vasileios
1bff9ebc-9186-438b-850e-6c738994fa39
Rossi, Daniele
30c42382-cf0a-447d-8695-fa229b7b8a2f
Al-Hashimi, Bashir M.
0b29c671-a6d2-459c-af68-c4614dce3b5d

Chahal, Hardeep, Tenentes, Vasileios, Rossi, Daniele and Al-Hashimi, Bashir M. (2016) BTI aware thermal management for reliable DVFS designs. Defect and Fault Tolerance in VLSI and Nanotechnology Systems Symposium (DFT'16), Connecticut, United States. 19 - 20 Sep 2016. 6 pp .

Record type: Conference or Workshop Item (Paper)

Abstract

In this paper, we show that dynamic voltage and frequency scaling (DVFS) designs, together with stress-induced BTI variability, exhibit high temperature-induced BTI variability, depending on their workload and operating modes. We show that the impact of temperature-induced variability on circuit lifetime can be higher than that due to stress and exceed 50% over the value estimated considering the circuit average temperature. In order to account for these variabilities in lifetime estimation at design time, we propose a simulation framework for the BTI degradation analysis of DVFS designs accounting for workload and actual temperature profiles. A profile is generated considering statistically probable workload and thermal management constraints by means of the HotSpot tool. Using the proposed framework we explore the expected lifetime of the ethernet circuit from the IWLS05 benchmark suite, synthesized with a 32nm CMOS technology library, for various thermal management constraints. We show that margin-based design can underestimate or overestimate lifetime of DVFS designs by up to 67.8% and 61.9%, respectively. Therefore, the proposed framework allows designers to select appropriately the dynamic thermal management constraints in order to tradeoff long-term reliability (lifetime) and performance with upto 35.8% and 26.3% higher accuracy, respectively, against a temperature-variability unaware BTI analysis.

Text
DFT-2016.pdf - Accepted Manuscript
Download (567kB)

More information

Accepted/In Press date: 5 July 2016
e-pub ahead of print date: 19 September 2016
Venue - Dates: Defect and Fault Tolerance in VLSI and Nanotechnology Systems Symposium (DFT'16), Connecticut, United States, 2016-09-19 - 2016-09-20
Organisations: Electronic & Software Systems

Identifiers

Local EPrints ID: 399868
URI: http://eprints.soton.ac.uk/id/eprint/399868
PURE UUID: 61c20bef-2015-4a02-9253-d41c79347712

Catalogue record

Date deposited: 05 Sep 2016 08:33
Last modified: 15 Mar 2024 02:01

Export record

Contributors

Author: Hardeep Chahal
Author: Vasileios Tenentes
Author: Daniele Rossi
Author: Bashir M. Al-Hashimi

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×