The University of Southampton
University of Southampton Institutional Repository

Issues in the design of a logic simulator: an improved caching technique for event-queue management

Issues in the design of a logic simulator: an improved caching technique for event-queue management
Issues in the design of a logic simulator: an improved caching technique for event-queue management
The paper describes certain issues relevant to the development of a logic simulation engine, designed to be incorporated into a mixed-signal simulator. Usually, the rate-limiting process in any mixed-signal simulation is the analogue processing but, for systems with a significant asymmetry between logic and analogue components, the efficiency of the logic engine can obviously become important. A technique is reported for improving both the space and time complexity of the logic engine: a method of event-queue searching using multiple cache pointers. Experimental results show that about five cache pointers provide the optimum efficiency gain from this technique. Finally, problems of event-queue management are reviewed, with particular reference to the situation where simulation time is represented by a real number, as it must be in a mixed-signal environment.
LOGIC SIMULATORS, EVENT QUEUE MANAGEMENT
1350-2409
293-298
Brown, AD
5c19e523-65ec-499b-9e7c-91522017d7e0
Nichols, KG
468ecfdb-e249-4266-80c6-84a4d235aa6f
Zwolinski, M
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Brown, AD
5c19e523-65ec-499b-9e7c-91522017d7e0
Nichols, KG
468ecfdb-e249-4266-80c6-84a4d235aa6f
Zwolinski, M
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0

Brown, AD, Nichols, KG and Zwolinski, M (1995) Issues in the design of a logic simulator: an improved caching technique for event-queue management. IEE Proceedings - Circuits, Devices and Systems, 142 (5), 293-298.

Record type: Article

Abstract

The paper describes certain issues relevant to the development of a logic simulation engine, designed to be incorporated into a mixed-signal simulator. Usually, the rate-limiting process in any mixed-signal simulation is the analogue processing but, for systems with a significant asymmetry between logic and analogue components, the efficiency of the logic engine can obviously become important. A technique is reported for improving both the space and time complexity of the logic engine: a method of event-queue searching using multiple cache pointers. Experimental results show that about five cache pointers provide the optimum efficiency gain from this technique. Finally, problems of event-queue management are reviewed, with particular reference to the situation where simulation time is represented by a real number, as it must be in a mixed-signal environment.

This record has no associated files available for download.

More information

Published date: October 1995
Keywords: LOGIC SIMULATORS, EVENT QUEUE MANAGEMENT
Organisations: EEE

Identifiers

Local EPrints ID: 260437
URI: http://eprints.soton.ac.uk/id/eprint/260437
ISSN: 1350-2409
PURE UUID: b38a40cb-d321-48e9-9c8c-bd32e62cf343
ORCID for M Zwolinski: ORCID iD orcid.org/0000-0002-2230-625X

Catalogue record

Date deposited: 03 Feb 2005
Last modified: 11 Dec 2021 02:44

Export record

Contributors

Author: AD Brown
Author: KG Nichols
Author: M Zwolinski ORCID iD

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×