Improved 6.7GHz CMOS VCO Delay Cell With Up To Seven Octave Tuning Range
Improved 6.7GHz CMOS VCO Delay Cell With Up To Seven Octave Tuning Range
The choice facing most VCO and PLL designers in modern CMOS processes is whether to use LC oscillators with large area and low phase noise, or to use an inverter based all transistor solution with poor phase noise, but much smaller size. This paper makes significant progress in closing the gap in performance between the inverter based and LC approaches. A novel double feedback dual inverter delay cell is proposed that achieves a significantly wider tuning range than previously reported whilst maintaining excellent phase noise performance. A design methodology is presented that includes noise analysis relating transistor level dimensions to the predicted phase noise performance. Two 120nm 1.2V design examples demonstrate that VCOs based on the improved delay cell can reach frequencies in excess of 6.7GHz, and that tuning ranges of over 7 octaves can be achieved.
Oscillator, Phase Noise, Jitter, CMOS, VCO, Tuning Range
Li, Ke
dd788ca7-0a39-4364-b4b8-65f0bb93340f
Wilcock, Reuben
039894e9-f32d-49e0-9ebd-fb13bc489feb
Wilson, Peter
8a65c092-c197-4f43-b8fc-e12977783cb3
Li, Ke
dd788ca7-0a39-4364-b4b8-65f0bb93340f
Wilcock, Reuben
039894e9-f32d-49e0-9ebd-fb13bc489feb
Wilson, Peter
8a65c092-c197-4f43-b8fc-e12977783cb3
19 May 2008
Li, Ke
dd788ca7-0a39-4364-b4b8-65f0bb93340f
Wilcock, Reuben
039894e9-f32d-49e0-9ebd-fb13bc489feb
Wilson, Peter
8a65c092-c197-4f43-b8fc-e12977783cb3
Li, Ke
dd788ca7-0a39-4364-b4b8-65f0bb93340f
Wilcock, Reuben
039894e9-f32d-49e0-9ebd-fb13bc489feb
Wilson, Peter
8a65c092-c197-4f43-b8fc-e12977783cb3
Li, Ke, Wilcock, Reuben and Wilson, Peter
(2008)
Improved 6.7GHz CMOS VCO Delay Cell With Up To Seven Octave Tuning Range.
Li, Ke, Wilcock, Reuben and Wilson, Peter
(eds.)
2008 IEEE International Symposium on Circuits and Systems , ISCAS,2008.
Record type:
Conference or Workshop Item
(Other)
Abstract
The choice facing most VCO and PLL designers in modern CMOS processes is whether to use LC oscillators with large area and low phase noise, or to use an inverter based all transistor solution with poor phase noise, but much smaller size. This paper makes significant progress in closing the gap in performance between the inverter based and LC approaches. A novel double feedback dual inverter delay cell is proposed that achieves a significantly wider tuning range than previously reported whilst maintaining excellent phase noise performance. A design methodology is presented that includes noise analysis relating transistor level dimensions to the predicted phase noise performance. Two 120nm 1.2V design examples demonstrate that VCOs based on the improved delay cell can reach frequencies in excess of 6.7GHz, and that tuning ranges of over 7 octaves can be achieved.
Text
LiKeISCAS_2008_final.pdf
- Version of Record
Restricted to Registered users only
Request a copy
More information
Published date: 19 May 2008
Venue - Dates:
2008 IEEE International Symposium on Circuits and Systems , ISCAS,2008, 2008-05-19
Keywords:
Oscillator, Phase Noise, Jitter, CMOS, VCO, Tuning Range
Organisations:
EEE
Identifiers
Local EPrints ID: 265847
URI: http://eprints.soton.ac.uk/id/eprint/265847
PURE UUID: 1d06e8b8-7670-4e9f-93c8-0aa1b40503c9
Catalogue record
Date deposited: 05 Jun 2008 08:18
Last modified: 14 Mar 2024 08:15
Export record
Contributors
Author:
Reuben Wilcock
Author:
Peter Wilson
Editor:
Reuben Wilcock
Editor:
Peter Wilson
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics