HDL-specific source level behavioural optimisation

Nijhar, T.P.K. and Brown, A.D. (1997) HDL-specific source level behavioural optimisation


Full text not available from this repository.


Optimisation is a key facet of the behavioural synthesis problem. The process may be carried out at different levels in the processing, usually at the source© or datapath©level, or both. In a previous paper, we have reported a source level VHDL optimiser, which applies optimisation techniques derived from conventional sequential and parallel programming languages. This process produces structural descriptions that are up to 33% faster and 20% smaller than the corresponding 'brute force' mapping of behaviour to structure. In this paper, we describe a further set of optimisation transforms that may be applied at the source level to a VHDL behavioural description. These transforms have no conventional programming language counterpart, and are specific to hardware description languages. We have optimised a number of designs with respect to area and/or delay, with and without these transforms. The results show that with this extra class of transforms there is an improvement of around 44% in delay and 38% in area.

Item Type: Other
Organisations: EEE
ePrint ID: 251282
Date :
Date Event
March 1997Published
Date Deposited: 27 Oct 1999
Last Modified: 17 Apr 2017 23:43
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/251282

Actions (login required)

View Item View Item