The architecture of RIG: a RISC for image generation in a multi-microprocessor environment
The architecture of RIG: a RISC for image generation in a multi-microprocessor environment
RIG is a fast Reduced Instruction Set Processor suitable for Real-Time Image Generation (RTIG) Geometric Computations. It is designed to be used in a parallel processing architecture, so that high polygon throughput can be achieved. RIG is a 16 MIPS processor that can execute the geometric computations required in RTIG at least ten times faster than a MC68000-12Mhz microprocessor due to the following innovations and characteristics:
• A novel “Data Ready” technique, in which data is available without waiting for external memory. Data is transferred in burst mode (via DMA) directly into processor internal registers in parallel with processing.
• “Indices” to the General-Purpose Registers instead of “Register Windows” schemes, as a fast and efficient parameter passing mechanism in procedure calls.
• Fast multiplication and division instructions together with a three-staged pipeline architecture with “data forwarding”.
• Extremely fast interaction with a parallel processing system with minimum overhead.
581-588
Anido, M.L.
57c323fb-6b06-44c0-849d-eb34f38ac449
Allerton, D.J.
faef9413-721a-4d95-9bd3-48987b39ce26
Zaluska, E.J.
43f6a989-9542-497e-bc9d-fe20f03cad35
August 1988
Anido, M.L.
57c323fb-6b06-44c0-849d-eb34f38ac449
Allerton, D.J.
faef9413-721a-4d95-9bd3-48987b39ce26
Zaluska, E.J.
43f6a989-9542-497e-bc9d-fe20f03cad35
Anido, M.L., Allerton, D.J. and Zaluska, E.J.
(1988)
The architecture of RIG: a RISC for image generation in a multi-microprocessor environment.
Microprocessing and Microprogramming, 24 (1-5), .
(doi:10.1016/0165-6074(88)90114-7).
Abstract
RIG is a fast Reduced Instruction Set Processor suitable for Real-Time Image Generation (RTIG) Geometric Computations. It is designed to be used in a parallel processing architecture, so that high polygon throughput can be achieved. RIG is a 16 MIPS processor that can execute the geometric computations required in RTIG at least ten times faster than a MC68000-12Mhz microprocessor due to the following innovations and characteristics:
• A novel “Data Ready” technique, in which data is available without waiting for external memory. Data is transferred in burst mode (via DMA) directly into processor internal registers in parallel with processing.
• “Indices” to the General-Purpose Registers instead of “Register Windows” schemes, as a fast and efficient parameter passing mechanism in procedure calls.
• Fast multiplication and division instructions together with a three-staged pipeline architecture with “data forwarding”.
• Extremely fast interaction with a parallel processing system with minimum overhead.
This record has no associated files available for download.
More information
Published date: August 1988
Organisations:
Web & Internet Science
Identifiers
Local EPrints ID: 251652
URI: http://eprints.soton.ac.uk/id/eprint/251652
PURE UUID: 4b02b38a-d5f0-4c45-b349-f43d05d08c9b
Catalogue record
Date deposited: 27 Jul 2000
Last modified: 14 Mar 2024 05:12
Export record
Altmetrics
Contributors
Author:
M.L. Anido
Author:
D.J. Allerton
Author:
E.J. Zaluska
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics