Network partitioning and latency exploitation in time-domain analysis of nonlinear electronic circuits
Network partitioning and latency exploitation in time-domain analysis of nonlinear electronic circuits
510-514
Linardis, P.
55c43e4b-310e-486c-bad1-0519be80ce14
Nichols, K.G.
41630375-2327-41a9-9a3e-adb495f7ff8b
Zaluska, E.J.
43f6a989-9542-497e-bc9d-fe20f03cad35
1978
Linardis, P.
55c43e4b-310e-486c-bad1-0519be80ce14
Nichols, K.G.
41630375-2327-41a9-9a3e-adb495f7ff8b
Zaluska, E.J.
43f6a989-9542-497e-bc9d-fe20f03cad35
Linardis, P., Nichols, K.G. and Zaluska, E.J.
(1978)
Network partitioning and latency exploitation in time-domain analysis of nonlinear electronic circuits.
.
Record type:
Conference or Workshop Item
(Other)
This record has no associated files available for download.
More information
Published date: 1978
Organisations:
Web & Internet Science
Identifiers
Local EPrints ID: 251664
URI: http://eprints.soton.ac.uk/id/eprint/251664
PURE UUID: 3b380e38-9cb9-4409-97b8-b2f747e0f272
Catalogue record
Date deposited: 08 Nov 1999
Last modified: 10 Dec 2021 20:22
Export record
Contributors
Author:
P. Linardis
Author:
K.G. Nichols
Author:
E.J. Zaluska
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics