Mixed mode simulation of oversampled A/D converters
Mixed mode simulation of oversampled A/D converters
The performance of conventional A-D converters is limited by the precision of the analogue components involved, and by second order effects in device characteristics. The circuit-level simulation of A-D converters requires unreasonable CPU time. Most of the computational effort is wasted by the need to model the entire circuit at the device level, including logic devices. The simulation of oversampled sigma-delta converters presents further problems. As their performance is quantified by the signal to noise ratio at the output, large amounts of time point data are needed.
Until now, it has therefore only been possible to simulate sigma- delta converters by means of a completely functional description. The circuit-level non-idealities must be modelled in this description. It would be better to simulate the analogue parts of the circuit at a circuit-level. leaving the digital parts to be simulated rapidly at the logic-level. This paper describes how a mixed-mode simulator has been used to analyse the behaviour of a switched capacitor sigma-delta converter.
Brown, A D
5c19e523-65ec-499b-9e7c-91522017d7e0
Zwolinski, M
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Redman-White, W
d5376167-c925-460f-8e9c-13bffda8e0bf
April 1990
Brown, A D
5c19e523-65ec-499b-9e7c-91522017d7e0
Zwolinski, M
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Redman-White, W
d5376167-c925-460f-8e9c-13bffda8e0bf
Brown, A D, Zwolinski, M and Redman-White, W
(1990)
Mixed mode simulation of oversampled A/D converters.
IEE Colloquium on Analogue VLSI, , London, United Kingdom.
Record type:
Conference or Workshop Item
(Other)
Abstract
The performance of conventional A-D converters is limited by the precision of the analogue components involved, and by second order effects in device characteristics. The circuit-level simulation of A-D converters requires unreasonable CPU time. Most of the computational effort is wasted by the need to model the entire circuit at the device level, including logic devices. The simulation of oversampled sigma-delta converters presents further problems. As their performance is quantified by the signal to noise ratio at the output, large amounts of time point data are needed.
Until now, it has therefore only been possible to simulate sigma- delta converters by means of a completely functional description. The circuit-level non-idealities must be modelled in this description. It would be better to simulate the analogue parts of the circuit at a circuit-level. leaving the digital parts to be simulated rapidly at the logic-level. This paper describes how a mixed-mode simulator has been used to analyse the behaviour of a switched capacitor sigma-delta converter.
This record has no associated files available for download.
More information
Published date: April 1990
Venue - Dates:
IEE Colloquium on Analogue VLSI, , London, United Kingdom, 1990-05-10
Organisations:
Nanoelectronics and Nanotechnology, EEE
Identifiers
Local EPrints ID: 253288
URI: http://eprints.soton.ac.uk/id/eprint/253288
PURE UUID: 096b6b10-be5a-4740-a873-b3c3b1113313
Catalogue record
Date deposited: 09 May 2000
Last modified: 04 Aug 2023 01:31
Export record
Contributors
Author:
A D Brown
Author:
M Zwolinski
Author:
W Redman-White
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics