A VHDL Behavioural Synthesis System with Floating Point Support

Baidas, Z.A., Brown, A.D. and Williams, A.C. (2000) A VHDL Behavioural Synthesis System with Floating Point Support At Forum on Design Languages 2000 (FDL 2000). 04 - 08 Sep 2000. , pp. 31-36.


Full text not available from this repository.


This paper describes an enhancement to the MOODS (Multiple Objective Optimisation in Data and control path Synthesis) behavioural VHDL synthesis system to support the processing of designs containing floating-point (and complex) arithmetic. In particular, the development of a floating-point module library and a floating-point optimiser capable of making strategic decisions about the high level binding of each floating-point operation in a way that meets the users pre-defined goal. The floating-point modules are based around either iterative generating techniques or lookup tables; either way, the scope of optimisation is considerable, especially when targeting limited architectures such as FPGAs.

Item Type: Conference or Workshop Item (Paper)
Venue - Dates: Forum on Design Languages 2000 (FDL 2000), 2000-09-04 - 2000-09-08
Organisations: EEE
ePrint ID: 254055
Date :
Date Event
September 2000Published
Date Deposited: 05 Jul 2001
Last Modified: 17 Apr 2017 23:19
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/254055

Actions (login required)

View Item View Item