Investigating 50nm channel length vertical MOSFET's containing a dielectric pocket in a circuit environment


Donaghy, DC, Hall, S, Kunz, VD, Groot, CH de and Ashburn, P (2002) Investigating 50nm channel length vertical MOSFET's containing a dielectric pocket in a circuit environment At ESSDERC 2002. , pp. 499-502.

This is the latest version of this item.

Download

[img] PDF donaghy499.pdf - Other
Download (258kB)
Item Type: Conference or Workshop Item (Other)
Venue - Dates: ESSDERC 2002, 2002-01-01
Organisations: Nanoelectronics and Nanotechnology
ePrint ID: 257759
Date :
Date Event
2002Published
Date Deposited: 26 Jun 2003
Last Modified: 17 Apr 2017 22:48
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/257759

Available Versions of this Item

  • Investigating 50nm channel length vertical MOSFET's containing a dielectric pocket in a circuit environment (deposited 26 Jun 2003) [Currently Displayed]

Actions (login required)

View Item View Item