The University of Southampton
University of Southampton Institutional Repository

Power-conscious test synthesis and scheduling

Nicolici, Nicola and Al-Hashimi, Bashir M (2002) Power-conscious test synthesis and scheduling IEEE Design & Test of Computers, 20, (4), pp. 48-55.

Record type: Article


BIST increases circuit activity and hence power in data path circuits. The voltage drop that occurs during testing causes some good circuits to fail the testing process, leading to unnecessary manufacturing yield loss. Addressing this problem, the authors show how test synthesis and scheduling affect power dissipation and present new power-conscious algorithms.

Full text not available from this repository.

More information

Published date: July 2002
Additional Information: A preliminary version of this paper has won "Besaung Best Paper Award", IEEE International Test Conference 2000
Keywords: Low power VLSI test
Organisations: Electronic & Software Systems


Local EPrints ID: 258330
ISSN: 0740-7475
PURE UUID: bd4f3eb7-d38e-4c3d-bea8-b82ad00cee50

Catalogue record

Date deposited: 10 Oct 2003
Last modified: 18 Jul 2017 09:33

Export record


Author: Nicola Nicolici

University divisions

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton:

ePrints Soton supports OAI 2.0 with a base URL of

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.