Dual multiple-polynomial LFSR for low-power mixed-mode BIST
Dual multiple-polynomial LFSR for low-power mixed-mode BIST
Mixed-mode BIST offers complete fault coverage with short test application times and small test data requirements. Reducing power dissipation during testing is becoming necessary for decreasing the risks of reliability problems and manufacturing yield loss. Several techniques have been recently proposed for reducing power dissipation during BIST. The work presented addresses the problem of reducing power dissipation during BIST. A new mixed-mode test pattern generator is proposed with reduced power when compared with existing test pattern generators. This is achieved by combining the masking properties of AND/OR composition with LSFR reseeding. Extensive experiments were preformed using commercial synthesis and simulation tools to validate the efficiency and assess the overhead of the proposed solution. Experimental results show that reductions up to 20% in average power dissipation during test can be achieved.
low power VLSI test, BIST
209-218
Rosinger, Paul
b4dae52c-aeb6-4e07-8a63-d6deaae76ef2
Al-Hashimi, Bashir M
0b29c671-a6d2-459c-af68-c4614dce3b5d
Nicolici, Nicola
61efa5a6-7da8-4c33-8e68-2679a9bb0871
18 July 2003
Rosinger, Paul
b4dae52c-aeb6-4e07-8a63-d6deaae76ef2
Al-Hashimi, Bashir M
0b29c671-a6d2-459c-af68-c4614dce3b5d
Nicolici, Nicola
61efa5a6-7da8-4c33-8e68-2679a9bb0871
Rosinger, Paul, Al-Hashimi, Bashir M and Nicolici, Nicola
(2003)
Dual multiple-polynomial LFSR for low-power mixed-mode BIST.
IEE Proceedings - Computers and Digital Techniques, 150 (4), .
(doi:10.1049/ip-cdt:20030666).
Abstract
Mixed-mode BIST offers complete fault coverage with short test application times and small test data requirements. Reducing power dissipation during testing is becoming necessary for decreasing the risks of reliability problems and manufacturing yield loss. Several techniques have been recently proposed for reducing power dissipation during BIST. The work presented addresses the problem of reducing power dissipation during BIST. A new mixed-mode test pattern generator is proposed with reduced power when compared with existing test pattern generators. This is achieved by combining the masking properties of AND/OR composition with LSFR reseeding. Extensive experiments were preformed using commercial synthesis and simulation tools to validate the efficiency and assess the overhead of the proposed solution. Experimental results show that reductions up to 20% in average power dissipation during test can be achieved.
This record has no associated files available for download.
More information
Published date: 18 July 2003
Keywords:
low power VLSI test, BIST
Organisations:
Electronic & Software Systems
Identifiers
Local EPrints ID: 258332
URI: http://eprints.soton.ac.uk/id/eprint/258332
ISSN: 1350-2387
PURE UUID: 964eb7d4-27ef-4705-a747-49df9577e05b
Catalogue record
Date deposited: 10 Oct 2003
Last modified: 14 Mar 2024 06:07
Export record
Altmetrics
Contributors
Author:
Paul Rosinger
Author:
Bashir M Al-Hashimi
Author:
Nicola Nicolici
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics