Dual multiple-polynomial LFSR for low-pwoer mixed-mode BIST

Rosinger, Paul, Al-Hashimi, Bashir M and Nicolici, Nicola (2003) Dual multiple-polynomial LFSR for low-pwoer mixed-mode BIST IEE Proceedings: Computers and Digital Techniques, 150, (4), pp. 209-218.


Full text not available from this repository.


Mixed-mode BIST offers complete fault coverage with short test application times and small test data requirements. Reducing power dissipation during testing is becoming necessary for decreasing the risks of reliability problems and manufacturing yield loss. Several techniques have been recently proposed for reducing power dissipation during BIST. The work presented addresses the problem of reducing power dissipation during BIST. A new mixed-mode test pattern generator is proposed with reduced power when compared with existing test pattern generators. This is achieved by combining the masking properties of AND/OR composition with LSFR reseeding. Extensive experiments were preformed using commercial synthesis and simulation tools to validate the efficiency and assess the overhead of the proposed solution. Experimental results show that reductions up to 20% in average power dissipation during test can be achieved.

Item Type: Article
ISSNs: 1350-2387 (print)
Keywords: low power VLSI test, BIST
Organisations: Electronic & Software Systems
ePrint ID: 258332
Date :
Date Event
July 2003Published
Date Deposited: 10 Oct 2003
Last Modified: 17 Apr 2017 22:44
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/258332

Actions (login required)

View Item View Item