The Influence of BF$_2$ and F Implants on the 1/f Noise in SiGe HBTs With a Self-Aligned Link Base

Nataliya Lukyanichikova, Member, IEEE, Nikolay Garbar, Michail Petrichuk, Jochen F. W. Schiz, and Peter Ashburn, Member, IEEE

Abstract—A study is made of 1/f noise in SiGe heterojunction bipolar transistors (HBTs) fabricated using selective growth (SEG) of the Si collector and nonselective growth (NSEG) of the SiGe base and Si emitter cap. The transistors incorporate a self-aligned link base formed by BF$_2$ implantation into the field oxide below the p$^+$ polysilicon extrinsic base. The influence of this BF$_2$ implant on the 1/f noise is compared with that of a F implant into the polysilicon emitter. Increased base current noise $S_{1/f}$ and base current are seen in transistors annealed at 975 °C, compared with transistors annealed at 950 or 900 °C. At a constant collector current, both the BF$_2$ and F implants reduce $S_{1/f}$, whereas at a constant base current, only the BF$_2$ implant reduces $S_{1/f}$. This result indicates that the BF$_2$ implant decreases the intensity of the base current noise source whereas the F implant decreases the base current. The proposed explanation for the increased 1/f noise is degradation of the surface oxide by viscous flow at 975 °C under the influence of stress introduced during selective Si epitaxy. The influence of the BF$_2$ implant on the noise is explained by the relief of the stress and hence the prevention of viscous oxide flow.

Index Terms—1/f noise, heterojunction bipolar transistors (HBTs), SiGe, stress.

I. INTRODUCTION

O PTIMIZATION of Si bipolar technologies is achieved by a combination of vertical profile design and minimization of parasitic capacitance and resistance, particularly C/B capacitance and base resistance. Minimization of C/B capacitance is generally achieved by using a self-aligned double polysilicon bipolar process [1]. Base resistance is optimized by minimizing the distance between the p$^+$ polysilicon extrinsic base and the polysilicon emitter, and by silicidating the p$^+$ polysilicon [2], [3]. More recently, a metallic extrinsic base has been reported, which has delivered an ECL gate delay of just 12 ps in a Si bipolar technology [4].

SiGe adds a new degree of freedom to the vertical profile design through bandgap engineering, but minimization of C/B capacitance and base resistance is equally important. Here the critical issue is the fabrication of the link base region between the intrinsic SiGe base and the p$^+$ extrinsic polysilicon base. The size of the link base determines the difference in collector and emitter areas and hence impacts both the C/B capacitance and the base resistance. In SiGe technologies employing differential epitaxy [5]–[7], the link base is formed at the perimeter of the active area where the single-crystal base intersects the polycrystalline extrinsic base over the field oxide. In SiGe technologies employing selective growth (SEG) [8]–[11], the link base is formed by the growth of polycrystalline material on a predefined, overhanging p$^+$ polysilicon extrinsic base. In both approaches, the collector is typically larger than the emitter area by at least an alignment tolerance and some process leeway to allow good linkage of the intrinsic and extrinsic base.

While 1/f noise is generally very low in SiGe heterojunction bipolar transistors (HBTs), there is some evidence to suggest that the link base can be a source of 1/f noise if it is not correctly optimized [12], [13]. Tang et al. [12] showed that recombination centres at the interface between the SiGe intrinsic base and the extrinsic polysilicon base were a source of 1/f noise and could be passivated by boron. Senden et al. [13] also showed that the dominant noise source varied strongly with the extrinsic base design. In this paper, a study is made of the influence of a novel self-aligned BF$_2$ implanted link base on 1/f noise in SiGe HBTs produced using SEG of the collector in the same growth step as NSEG of the SiGe base and Si cap. Dramatically increased 1/f noise is seen in transistors annealed at 975 °C compared with similar transistors annealed at 950 and 900 °C. The BF$_2$ link base implant is shown to eliminate this increased 1/f noise. Mechanisms are proposed to explain this behavior.

II. EXPERIMENTAL

Fig. 1 shows a schematic cross-sectional view of the structure of the SiGe HBT. The self-aligned link base was fabricated by implanting 60 keV, $5 \times 10^{15}$ cm$^{-2}$ BF$_2$ into the field oxide over half of the wafer. This scheme allows a direct comparison of transistors with and without the BF$_2$ implant on the same wafer. The active area was defined by etching through the field oxide down to the underlying silicon. The Si collector was produced.
using SEG Si epitaxy [14] in the active area at a pressure of 72 mTorr and a temperature of 800 °C using SiH4 and PH3. The growth conditions were then changed to NSEG epitaxy by changing the pressure and a p-type SiGe base layer (with 7.8% Ge and \( \approx 10^{10} \) cm\(^{-2} \) B) and an n-type Si low-doped emitter grown. The NSEG gives single-crystal material in the active area and polycrystalline material over the field oxide, as illustrated in Fig. 1. The link base was completed by out-diffusion of boron from the field oxide during later high temperature annealing and was self-aligned to the edge of the active area.

A polysilicon emitter was produced by depositing a 200-nm polysilicon layer at 610 °C. At this point, a 5 \( \times \) 10\(^{15} \) cm\(^{-2} \), 30 keV fluorine implant was made into the polysilicon emitter over half the wafer, orthogonal to the earlier BF\(_2\) implant. As a result, four different types of transistor were created, namely: 1) no F, no BF\(_2\); 2) F, no BF\(_2\); 3) BF\(_2\), no F; and 4) F+BF\(_2\). Fluorine has been shown to give passivation of trapping states at the polysilicon/silicon interface and promotes interfacial oxide breakup [15] and hence would be expected to influence the 1/f noise. The polysilicon emitter contact was then implanted with 1 \( \times \) 10\(^{16} \) cm\(^{-2} \), 70 keV As and patterned, as shown in Fig. 1. The extrinsic base was doped by implanting 5 \( \times \) 10\(^{15} \) cm\(^{-2} \), 80 keV B into the polysilicon over the field oxide, using the polysilicon emitter contact as a mask. A heat treatment of 60 s at either 900, 950, or 975 °C was used to diffuse the As to the polysilicon/silicon interface and the BF\(_2\) from the buried field oxide.

The noise measurements were carried out on-wafer in the frequency range 1 Hz to 100 KHz in a common emitter configuration. The C/B voltage was 1.3 V. The base and collector currents were varied from \( I_B = 0.01\) mA to 25 \( \mu \)A and \( I_C = 0.1\) mA to 2.5 mA. Measurements were made on devices with an emitter polysilicon area \( A_{EF} = 14 \times 14 \mu m^2 \), an emitter window area \( A_{EW} = 6 \times 6 \mu m^2 \) and an active area \( A_{AA} = 14 \times 14 \mu m^2 \) to 22 \( \times 22 \mu m^2 \).

The noise results were analyzed using the equivalent low-frequency noise circuit of a bipolar transistor shown in Fig. 2, where the noise observed is described by the equivalent input noise current generator and the equivalent input noise voltage generator. The 1/f noise of the base current as well as the 1/f fluctuations of the internal series emitter resistance \( r_e \) and of the internal series base resistance \( r_b \) are taken into account in Fig. 2, where the following notations are used: \( S_{1/f} \) and \( S_{RF} \) are spectral densities of the input 1/f noise voltage generator and the input 1/f noise current generator (corresponding to the base current 1/f noise), respectively; \( S_{rb} \) and \( S_{re} \) are spectral densities of 1/f noise for \( r_b \) and \( r_e \) respectively; \( \tau_F = dV_{BE}/dI_B \) is the input resistance, \( g_{m1}/dV_{BE} \) is the collector transconductance, \( I_E \) is the emitter current and \( V_{BE} \) is the base-emitter voltage.

To find the values of \( S_{RB} \) and \( S_{VR} \), the spectral density of the collector current noise \( S_T \) under conditions of an open-circuit input ( \( S_T^H \) ) and a short-circuited input ( \( S_T^L \) ) as well as the transistor current gain \( I_{FE} \) and the collector transconductance \( g_{m1} \) were measured and then the following formulae were used [16]:

\[
S_{VB} = \left( S_T^H - S_{RB}(r_B + r_b)^2 \right) / I_{FE}^2 \quad \text{and} \quad S_{VR} = S_T^L / S_T^H
\]

where \( R_B \) is the value of the input load resistor that was used when \( S_T^H \) was measured.

III. RESULTS

A. Base Current and 1/f Base Current Noise

Fig. 3 shows the base current as a function of base/emitter voltage in SiGe HBTs annealed at 975 °C. Results are shown for transistors 1) without F and BF\(_2\) implants; 2) with a F implant into the polysilicon emitter only; 3) with a BF\(_2\) implant into the buried field oxide only; and 4) with both F and BF\(_2\) implants; \( A_{AA} = 16 \times 16 \mu m^2 \).

![Fig. 2. Small signal equivalent circuit of the bipolar transistor used for 1/f noise analysis.](image-url)
TABLE I
BASE AND COLLECTOR CURRENTS AND BASE CURRENT IDENTITY FACTORS
\(n_B\) MEASURED AT \(V_{BE} = 0.6\) V AND \(V_{BE} = 0.84\) V IN SiGe HBTs: 1) WITHOUT F AND BF\(_2\) IMPLANTS; 2) WITH A F IMPLANT ONLY; 3) WITH A BF\(_2\) IMPLANT ONLY; AND 4) WITH BOTH F AND BF\(_2\) IMPLANTS

<table>
<thead>
<tr>
<th>Implant</th>
<th>(I_B, \mu A)</th>
<th>(I_C, \mu A)</th>
<th>(n_B)</th>
<th>(I_{C,\text{mod}}, (\mu A))</th>
</tr>
</thead>
<tbody>
<tr>
<td>no F, no BF(_2)</td>
<td>0.6</td>
<td>1.3</td>
<td>1.65</td>
<td>0.025</td>
</tr>
<tr>
<td>F</td>
<td>0.6</td>
<td>1.3</td>
<td>1.46</td>
<td>0.025</td>
</tr>
<tr>
<td>BF(_2)</td>
<td>0.24</td>
<td>1.3</td>
<td>1.48</td>
<td>0.023</td>
</tr>
<tr>
<td>F and BF(_2)</td>
<td>0.1</td>
<td>1.5</td>
<td>1.18</td>
<td>0.033</td>
</tr>
</tbody>
</table>

the effects of internal series emitter resistance and/or base resistance, as shown in Table I. A small increase in the value of \(\beta\) due to the F implant is also observed in this region.

Fig. 4(a) shows the spectra of the base current noise, \(S_{IBB}(f)\), at a constant collector current \(I_C = 400 \mu A\) for the four types of transistor given an anneal at 975 °C. The four spectra are all of \(1/f\) type. At a given frequency, both the F and BF\(_2\) implants significantly decrease the base current noise, but the biggest decrease is obtained when both the F and BF\(_2\) implants are present. Fig. 4(b) shows the base current noise \(S_{IBB}(f)\) measured at a frequency of 2 Hz as a function of collector current. This figure demonstrates that the decrease in base current noise takes place over the whole range of \(I_C\) values investigated. At first sight, a comparison of Fig. 3 and Fig. 4(b) suggests that the reason for this effect could be the decrease in base current due to F and/or BF\(_2\) implants, because the base current noise follows a similar trend as the base current. However, the results below show that this is not the case.

Fig. 5(a) shows the spectra of the base current noise \(S_{IBB}(f)\) at a constant base current \(I_B = 7 \mu A\) for the four types of transistors given an anneal at 975 °C. Under these conditions, the F implant does not change the base current noise \(S_{IBB}\) at a given value of \(I_B\). This means that, in spite of the fact that the F implant affects the value of the base current, it does not change the intensity of the base current noise source. At the same time, the BF\(_2\) implant decreases \(S_{IBB}\) at a given value of \(I_B\) by a factor of 7, irrespective of whether or not a F implant is made. Therefore, it can be concluded that only the BF\(_2\) implant influences the base current \(1/f\) noise at a constant base current i.e., gives rise to the decrease of the noise source intensity. The intensity of the noise source is therefore different in the devices implanted with F and BF\(_2\). Fig. 5(b) shows that this conclusion is valid over the whole range of base currents investigated. In addition, it follows from Fig. 5(b) that the base current noise follows a dependence of \(S_{IBB} \propto \beta^{1/7}\).

Similar measurements of base current and \(1/f\) base current noise \(S_{IBB}\) have been made on transistors annealed at 900 and 950 °C and are summarized in Fig. 6, along with the results for the transistors annealed at 975 °C. The \(1/f\) base current noise is summarized in Fig. 6(a) and shows that the F and BF\(_2\) implants have no effect on \(S_{IBB}\) in transistors annealed at 900 and 950 °C. For transistors annealed at 950 °C, the level of noise is similar to that in the transistors annealed at 975 °C after implant with both F and BF\(_2\). For transistors annealed at 900 °C, \(S_{IBB}\) is slightly lower than that seen for any of the other anneal temperatures. Values of base current ideality factor are summarized in Fig. 6(b). The ideality factors for transistors annealed at 900 and 950 °C are comparable or significantly better than those in the best of the transistors annealed at 975 °C i.e., those implanted with both F and BF\(_2\). These results show that the 975 °C anneal degrades the noise and base current and that the combination of a F and a BF\(_2\) implant can remove much of this degradation.
Fig. 5. Base current noise at different base currents in SiGe HBTs annealed at 975 °C: 1) without F and BF implants; 2) with a F implant into the polysilicon emitter only; 3) with a BF implant into the buried field oxide only; and 4) with both F and BF implants. (a) Dependences of input noise current generator \( S_{\text{IN}} \) on frequency at base current \( I_b = 7 \mu\text{A} \). (b) Dependences of input noise current generator \( S_{\text{IN}} \) on base current at frequency \( f = 2 \text{ Hz} \). Measurements were made on transistors with active areas \( \Lambda_{\text{AA}} \) of 22 × 22 \( \mu\text{m}^2 \) (circles), 16 × 16 \( \mu\text{m}^2 \) (squares) and 14 × 14 \( \mu\text{m}^2 \) (diamonds).

B. Input Noise Voltage

Fig. 7 shows the input noise voltage spectra, \( S_{\text{VT}}(f) \), measured at \( I_E \approx 2 \text{ mA} \) for transistors annealed at 975 °C. As seen, these spectra are also of 1/\( f \) type and a F implant decreases \( S_{\text{VT}} \) by a factor of 16, while an implant of both F and BF decreases \( S_{\text{VT}} \) by a factor of 600. In addition, the value of \( S_{\text{VT}} \) is found to be unchanged when only the BF implant is made. This can be seen in Fig. 8(a), which shows a graph of \( S_{\text{VT}} \) as a function of emitter current, \( I_E \), for the four types of transistors. It can be seen that the data for transistors implanted with BF only (curve 3) and for transistors without the F and BF implants (curve 4) fall on a single line. The transistors implanted with F (curve 2) show lower values of \( S_{\text{VT}} \), and the transistors implanted with both F and BF (curve 1) show dramatically lower values of \( S_{\text{VT}} \). For the transistors without the F implant (curves 3 and 4), \( S_{\text{VT}} \) follows an emitter current dependence of \( S_{\text{VT}} \propto I_E^n \), and for the transistors with the F implant (curves 1 and 2) \( S_{\text{VT}} \) follows a dependence of \( S_{\text{VT}} \propto I_E^n \), where \( n \lesssim 1.7 \). The base current dependence of \( S_{\text{VT}} \) for the transistors implanted with F is shown by curve 2 in Fig. 8(b) and follows a dependence of \( S_{\text{VT}} \propto I_B^n \), where \( n \approx 1.7 \).

IV. DISCUSSION

A. Input Noise Voltage

Considering the input noise voltage results for transistors without the F implant in Fig. 8(a), the emitter current dependence of \( S_{\text{VT}} \propto I_E^n \) is typically observed when the 1/\( f \) noise is due to internal series emitter resistance, as can be seen from the second term on the right-hand side of (1). This observation allows us to conclude that \( S_{\text{VT}} = I_E S_{\text{re}} \) in the devices without
Considering the input noise voltage of the devices with the F implant, Fig. 8(a) gives an emitter current dependence of $S_{\text{V}} \propto I_{\text{F}}^m$ where $m \leq 2$. Hence, it is unlikely that the value of $I_{\text{F}}^2$ in (1) is the main contribution to $S_{\text{V}}$ in this case. On the other hand, the results in Fig. 8(b) give a base current dependence of $S_{\text{V}} \propto I_{\text{B}}^{0.7}$. Then, bearing in mind that $S_{\text{H}} \propto I_{\text{B}}^{-0.7}$ from Fig. 5(b), the conclusion could be drawn that $S_{\text{V}} \propto S_{\text{H}}$. This suggests that in transistors implanted with F, the input noise voltage generator is given by $S_{\text{V}} = S_{\text{H}}(r_{\text{d}} + r_{e})^2$ in which case, the lower values of $S_{\text{V}}$ seen in Fig. 8(b) in the devices with both F and BF$_2$ as compared to devices implanted with just F could be explained by the lower values of $S_{\text{H}}$ in these former devices. This conclusion is supported by the fact that the experimental values of the ratio $S_{\text{V}}/S_{\text{H}}$ in these transistors appear to be close to the value of $(r_{\text{d}} + r_{e})^2$ determined experimentally from measurements of the thermal voltage noise in the base and emitter internal series resistances [16]. Therefore, the effect of the F implant in decreasing $S_{\text{V}}$ appears to be so strong that the $1/f$ noise of the base current becomes responsible not only for the value of $S_{\text{H}}$ but also for the value of $S_{\text{V}}$.

**B. Base Current Noise**

When developing a model to describe the behavior of the base current and its noise, the following results have to be taken into account:

1) For transistors annealed at 975 °C the base current is decreased by the F implant and also by the BF$_2$ implant (Fig. 3).

2) For transistors annealed at 975 °C, the base characteristics of transistors without F and BF$_2$, with F only and with BF$_2$ only are nonideal ($\eta = 1.65 - 1.48$), whereas those of transistors with both F and BF$_2$ are near-ideal ($\eta = 1.18$).

3) For transistors annealed at 975 °C, the base current noise is not influenced by the F implant under conditions of constant base current (Fig. 5).

4) For transistors annealed at 975 °C, the base current noise is dramatically decreased by the BF$_2$ implant (Fig. 5).

5) For transistors annealed at 950 and 900 °C, the base current noise is not affected by the F and BF$_2$ implant under conditions of constant base/emitter voltage and is comparable with or lower than that in the transistors implanted with both F and BF$_2$ and annealed at 975 °C (Fig. 6).

The above results clearly indicate that the 975 °C anneal introduces additional base current and noise that is not seen in the transistors annealed at 950 and 900 °C. It is also clear that the F and BF$_2$ implants influence the base current and its noise in different ways.

In order to interpret the different effects of the F and BF$_2$ implants on the noise, let us suppose that the base current noise can be written as $S_{\text{H}} = I_{\text{F}}^{2}S_{\text{X}}$, where $S_{\text{X}}$ is the noise source present in the transistors annealed at 975 °C. Point 4 suggests that the noise source $S_{\text{X}}$ is strongly influenced by the BF$_2$ implant and point 3 that $S_{\text{X}}$ is not influenced by the F implant. Considering the effect of the F implant on the base current $I_{\text{B}}$, point 1 indicates that both the F and BF$_2$ implants influence $I_{\text{B}}$. In addition, point 2 implies that the base current is due to recombination in
the E/B depletion region in transistors without F and BF$_2$, with F only and with BF$_2$ only.

Recombination in the E/B depletion region can occur at defects, such as misfit dislocations, or at interface states where the E/B depletion region intersects the oxide at the perimeter of the emitter. TEM studies have been made on these transistors and no evidence of misfit dislocations found [14], which implies that the most likely explanation is recombination at interface states. The best candidate for the noise source $S_X$ in the case where $I_{B3}$ is due to recombination at the oxide/silicon interface is surface noise. A model of such a noise has been proposed by McWhorter [21]. The source of the $1/f$ noise in this model is considered to be charge fluctuations at slow oxide traps within the oxide that can modulate the recombination velocity at the interface.

The effect of the F implant on the base current could then be explained by passivation of the interface states by the F, as has been reported previously [15]. This passivation is likely to have occurred by F diffusion through the polysilicon and deposited oxide where the polysilicon overlaps onto the deposited oxide [22]. This is possible because F readily diffuses through polysilicon [23] and silicon dioxide [24]. The absence of any effect of the F implant on $S_X$ suggests that the F implant has no effect on the concentration of slow traps. This would then explain why the F implant has no effect on the base current noise when measurements are made under conditions of constant base current (Fig. 5).

To explain the effect of the BF$_2$ implant on the base current and its noise, we need to find a mechanism that enables the BF$_2$ implant into the buried field oxide to influence the oxide/silicon interface at the perimeter of the emitter. In the transistors measured, this distance is several micrometers, and hence the mechanism has to involve action-at-distance. Boron diffusion from the buried field oxide can be discounted because of the low anneal temperatures and the low diffusion coefficient of boron in silicon. Diffusion of fluorine from the buried field oxide to the emitter/base junction might be possible because of the high diffusivity of fluorine in oxide and polysilicon [23], [24]. However, this explanation is not consistent with the results in Fig. 5, which shows that F has no effect on the base current noise when the measurements are made under conditions of constant base current.

One mechanism that does satisfy the criterion of action-at-distance is stress. There is some evidence of the presence of stress in our devices resulting from the selective silicon epitaxy used to grow the collector. TEM micrographs show fringes originating from the buried field oxide [25], indicating that the thin TEM foil is distorted due to the presence of stress between the buried field oxide and the silicon collector. There is considerable evidence in the literature that stress gives rise to increased $1/f$ noise. For example, early work by Brophy [26] showed that the deformation of germanium led to increased $1/f$ noise. More recently, work on nitrided MOSFETs [27], [28] has shown that high surface $1/f$ noise is measured due to stress created by the nitrided gate oxides and that stress relief decreases this noise. These results would be consistent with the results in this work.

To explain the reduction of noise in the BF$_2$ implanted transistors annealed at 975 °C, the BF$_2$ implant would have to reduce the stress at the oxide/silicon interface. It is possible that fluorine bubbles introduced into the buried field oxide during the BF$_2$ implant might provide such a stress relief mechanism. Several researchers [29], [30] have shown the presence of inclusions when BF$_2$ or F is implanted into polycrystalline silicon. These inclusions are related to the presence of the fluorine and it is postulated that they could contain gaseous [29], liquid, or solid material [30]. To the authors’ knowledge, no work has been reported on the properties of fluorine implanted into silicon dioxide. However, it is highly likely that analogous bubbles or voids would be created. Such defects in the buried field oxide could provide a possible mechanism for strain relief during the 975 °C anneal. There is some evidence in the literature to suggest that stress relief can occur as a result of the implant of a gas. For example, an argon implant into the back of a silicon wafer has been found to reduce the stress at the front surface of the wafer and reduce $1/f$ noise [27], [28].

Finally, it is necessary to consider why an anneal at 975 °C gives increased $1/f$ noise, whereas anneals of 950 and 900 °C do not. The temperature of 975 °C is coincidentally very close to the temperature at which viscous flow of oxide would be expected to occur. Eer Nisse [31] showed that viscous flow of oxides occurred at a temperature of 960 °C. Based on this information, we would expect viscous oxide flow to occur in the transistors annealed at 975 °C, but not in the transistors annealed at 950 and 900 °C. The stress due to the selective collector epitaxy might provide the driving force for the viscous flow in the transistors annealed at 975 °C. In addition, the reduction of the stress by the BF$_2$ implant into the buried field oxide might be expected to reduce the viscous flow. Based on these arguments we propose that viscous flow of the deposited surface oxide during the 975 °C anneal could have degraded the oxide quality, introducing interface states and slow oxide states that give rise to the high values of $I_{B3}$ and $S_X$, respectively.

V. CONCLUSIONS

A study has been made of $1/f$ noise and base current in SiGe HBTs fabricated using selective epitaxy for the silicon collector and NSEG epitaxy for the SiGe base and the n-Si cap. Two noise sources have been identified in transistors annealed at 975 °C. The first is an intense noise source due to recombination base current at the oxide/silicon interface where the emitter/base depletion region intersects a deposited oxide. This source is absent in transistors annealed at 950 °C and 900 °C. The second is due to the resistance of the polysilicon emitter interfacial oxide layer. The intensity of the first source is decreased significantly when a BF$_2$ implant is made into the buried field oxide to create a link-base. The intensity of the second noise source is decreased significantly when a F implant is made into the polysilicon emitter. In addition, both implants decrease the recombination base current.

The influence of the BF$_2$ implant on the noise is attributed to the relief of stress created by the selective epitaxial growth of the silicon collector. It is proposed that the stress induces viscous flow of the deposited surface oxide during the 975 °C anneal, and hence increases the density of fast interface traps and slow oxide traps. The relief of the stress by the BF$_2$ implant
into the buried field oxide removes the driving force for the viscous oxide flow and hence reduces the oxide degradation and the resulting 1/f noise. Viscous oxide flow does not occur at temperatures of 900 and 950 °C and hence increased 1/f noise is not seen for these anneal temperatures. The influence of the F implant on the noise is attributed to the decrease of the resistance of the emitter interfacial oxide layer by the breakup of the interfacial layer, induced by the F.

REFERENCES


Nikolay Garbar was born in Pokrovka, Ukraine. In 1967, he graduated from Kiev State University. In 1976 he received the Ph.D. degree from the Institute of Semiconductor Physics (ISP), Kiev, Ukraine. Currently, he is a Senior Scientific Fellow at the ISP. His research involves low-frequency noise mechanisms in semiconductor diodes, bipolar transistors, heterophototransistors and some other devices. He is a co-author of more than 60 scientific papers.

Michail Petrichuk was born in Semaki, Ukraine, on July 1, 1956. He graduated in electronic engineering from the Kiev Politechnical Institute, Kiev, Ukraine, in 1979. In 1986, he joined the Laboratory of Fluctuation Phenomena in Semiconductors in the Institute of Semiconductor Physics, Kiev, where he received the Ph.D. degree in 1993. His doctoral thesis was devoted to the study of low-frequency noise in silicon and germanium devices. His current activities and interests are in the mechanisms of 1/f noise and in noise characterization of MOSFETs. In these fields he has published over 30 journal and conference papers.

Jochen F. W. Schiz received the degree in electronics and electrical engineering from the University of Karlsruhe, Karlsruhe, Germany, in 1995, and the Ph.D. degree from the University of Southampton, Southampton, U.K., in 1999, writing his dissertation on the effect of fluorine in low thermal budget polysilicon emitters for SiGe heterojunction bipolar transistors.

His research interests include LPCVD growth of SiGe and physics and technology of SiGe HBTs.

Peter Ashburn (M’89) was born in Rotherham, U.K., in 1950. He received the B.Sc. degree in electrical and electronic engineering in 1971 and the Ph.D. degree in 1974, both from the University of Leeds, U.K. His dissertation topic was an experimental and theoretical study of radiation damage in silicon p–n junctions.

In 1974, he joined the technical staff of Philips Research Laboratories and worked initially on ion implanted integrated circuit bipolar transistors, and then on electron lithography for sub-micron integrated circuits. In 1978, he joined the academic staff of the Department of Electronics and Computer Science, University of Southampton, U.K., as a Lecturer, and currently is the holder of a Personal Chair in Microelectronics. Since taking up a post at Southampton University, he has worked on polysilicon emitter bipolar transistors, high-speed bipolar and BiCMOS technologies, gate delay expressions for bipolar circuits and the effects of fluorine in polysilicon emitters. His current research interests include SiGe heterojunction bipolar transistors, SiGeC and its device applications and vertical MOS transistors for application in sub-100 nm CMOS technology. He has authored and coauthored over 120 papers in the technical literature, given invited papers on polysilicon emitters and SiGe heterojunction bipolar transistors and has authored a book on bipolar transistors.