# High-Performance nMOSFETs Using a Novel Strained Si/SiGe CMOS Architecture

Sarah H. Olsen, Anthony G. O'Neill, Luke S. Driscoll, Kelvin S. K. Kwa, Sanatan Chattopadhyay, Andrew M. Waite, Yue T. Tang, Alan G. R. Evans, David J. Norris, Anthony G. Cullis, Douglas J. Paul, *Member, IEEE*, and David J. Robbins

Abstract—Performance enhancements of up to 170% in drain current, maximum transconductance, and field-effect mobility are presented for nMOSFETs fabricated with strained-Si channels compared with identically processed bulk Si MOSFETs. A novel layer structure comprising Si/Si<sub>0.7</sub> Ge<sub>0.3</sub> on an Si<sub>0.85</sub> Ge<sub>0.15</sub> virtual substrate (VS) offers improved performance advantages and a strain-compensated structure. A high thermal budget process produces devices having excellent on/off-state drain-current characteristics, transconductance, and subthreshold characteristics. The virtual substrate does not require chemical-mechanical polishing and the same performance enhancement is achieved with and without a titanium salicide process.

Index Terms—CMOS, drain-current enhancement, nMOS-FETs, self-heating, SiGe, strained silicon, thermal budget, transconductance enhancement, virtual substrate.

# I. INTRODUCTION

THE LAST few years have seen the Si/SiGe material system widely integrated into bipolar technology [1], [2]. Sales of Si/SiGe bipolar/BiCMOS technologies doubled in 2001 compared with sales in 2000, despite the overall decrease of 30% in the silicon semiconductor market [3]. The tremendous success of Si/SiGe bipolar and BiCMOS technologies has resulted in the desire to expand the performance gains achievable by using SiGe and research is now focusing on obtaining enhanced CMOS devices by incorporating SiGe [4]. The 4.2% lattice mismatch between Si and Ge can be used to obtain strained layers, where electron (in Si under tension) and hole (in SiGe under compression) transport are improved [5]. The strained layers are generated by epitaxial growth on a substrate of differing alloy composition to the growing film. The larger atomic spacing of Ge compared with Si results in tensile strained Si when grown on a relaxed SiGe virtual substrate (VS). In order to achieve compressively

Manuscript received January 29, 2003; revised May 19, 2003. This work was supported by a grant from EPSRC. The review of this paper was arranged by Editor R. Shrivastava.

- S. H. Olsen, A. G. O'Neill, L. S. Driscoll, K. S. K. Kwa, and S. Chattopadhyay are with the School of Electrical, Electronic and Computer Engineering, Newcastle University, Newcastle, NE1 7RU U.K.
- A. M. Waite, Y. T. Tang, and A. G. R. Evans are with the Department of Electronics and Computer Science, Southampton University, Southampton, SO17 1BJ U.K.
- D. J. Norris and A. G. Cullis are with the Department of Electronic and Electrical Engineering, Sheffield University, Sheffield, S1 3JD U.K.
- D. J. Paul is with the Cavendish Laboratory, University of Cambridge, Cambridge, CB3 0HE U.K.
  - D. J. Robbins is with QinetiQ, Malvern, WR14 3PS U.K. Digital Object Identifier 10.1109/TED.2003.815603

strained SiGe, growth may either be on unstrained Si or a SiGe VS of lower alloy composition than the strained SiGe layer [6]. Modification to the electronic band structure and a reduced in-plane effective mass enhances hole mobility in compressively strained SiGe compared with unstrained Si. Enhanced electron mobility is achieved in tensile strained Si through reduced intervalley scattering and a reduction in the in-plane effective mass. By fabricating MOSFET devices on the strained Si/SiGe layers, faster CMOS devices and performance enhancements are predicted without the high costs associated with aggressive geometric scaling [4]. The enhanced mobility in strained Si/SiGe devices compensates the reduction in mobility of conventional Si transistor channels as the gate insulator thickness is reduced [7]. Furthermore, the similarity of strained Si/SiGe and conventional Si renders SiGe technology a relatively inexpensive choice for attaining high performance CMOS. Consequently, Si/SiGe MOS has been included as a key emerging research technology in the 2001 International Technology Roadmap for Semiconductors [8].

The development of Si/SiGe FET technologies was initially hindered by the poor quality of relaxed SiGe virtual substrates. However, growth techniques have since improved dramatically and SiGe material with defect densities of 10<sup>5</sup> cm<sup>-2</sup> is now routinely available. Nevertheless, the demonstrated performance of strained Si/SiGe MOS devices remains below theoretical expectations. The relatively low electrical performance of the Si/SiGe MOS devices is mainly attributed to the Si/SiGe MOS process being modified to conserve the strained layers [9]. Strained layers may only be grown below a critical thickness h<sub>c</sub> before the strain relaxes. As well as losing the benefits of enhanced carrier transport, strain relaxation causes an introduction of misfit dislocations, which degrade device performance. The critical thickness decreases with increasing lattice mismatch between the strained layer and the substrate. However, strain and hence enhanced transport properties increase for higher values of lattice mismatch between the strained layer and underlying substrate [10], particularly for the p-channel and n-channels up to VS alloy compositions of approximately Si<sub>0.8</sub>Ge<sub>0.2</sub>. Therefore there is a clear limitation to the performance enhancement achievable in strained Si/SiGe MOSFETs. Although it has been shown that a strained layer can be grown on a given alloy composition material to a thickness greater than h<sub>c</sub> without relaxation [11], so-called "metastable" material cannot withstand the high thermal budget processing commonly used in MOS fabrication. Consequently, most researchers have attempted fabrication of strained Si/SiGe




Fig. 1. Optimized CMOS architecture showing electrons in tensile strained Si and holes in compressively strained Si<sub>0.7</sub>Ge<sub>0.3</sub> under inversion conditions.

MOSFETs using reduced thermal budgets and/or by lowering the alloy compositions, ultimately sacrificing the performance gains achievable [12]–[14].

In addition, all Si/SiGe devices reported to date have epitaxially grown Si/SiGe layers designed to maximize the performance of either n- or p-channel devices. Advanced CMOS, however, requires high performance from both n- and p-channel devices. In the present study, by using a layer structure which does not compromise the performance of either n- or p-channel devices, coupled with conventional MOS fabrication, high-performance strained silicon nMOSFETs are demonstrated, with maximum performance benefits predicted for p-channel devices using the same VS [15]. Consequently a new route is presented for obtaining high-performance CMOS. The layer structure is additionally designed such that strain-compensation occurs between the n- and p-channels, and with strained channel thicknesses sufficient to allow conventional surface cleans and oxidation necessary for high-performance CMOS. The performance of the strained Si nMOSFETs presented in this paper exceeds that of recently reported devices [16] and is significantly enhanced compared with unstrained Si control devices over a wide range of gate lengths; our increases in drain current  $(I_d)$  and transconductance  $(g_m)$  are the highest reported to date. Furthermore, the performance gains are achieved without VS polishing thus the present technology is more compatible with conventional Si technology. The novel design used in the current study has therefore overcome the usual trade-off encountered in Si/SiGe MOS technology between performance gains achievable (due to strain and consequently alloy composition) and thermal budget, while proving the most compatible n- and p-channel device architecture suitable for advanced mainstream CMOS applications to date.

## II. DEVICE DESIGN AND FABRICATION

The epitaxial layer structure of the strained Si/SiGe devices is shown schematically in Fig. 1. The strained Si/Si<sub>0.7</sub>Ge<sub>0.3</sub> channel layers are grown on a relaxed constant composition Si<sub>0.85</sub>Ge<sub>0.15</sub> VS. By growing a Si<sub>0.7</sub>Ge<sub>0.3</sub> layer on the VS, the higher Ge content alloy layer is compressively strained, making the layer ideal for a p-channel of high-mobility holes in a MOS device [15]. The smaller lattice constant of Si dictates that the subsequent Si layer (Fig. 1) is in tension, allowing electron mobility enhancement suitable for the n-channel of strained Si nMOSFETs. Furthermore, the band offsets between





Fig. 2. High-resolution TEM image of the gate oxide and the strained  $\rm Si/Si_{0.3}Ge_{0.3}$  layers on the relaxed  $\rm Si_{0.85}Ge_{0.15}$  VS.

the strained Si and Si<sub>0.7</sub>Ge<sub>0.3</sub> layers enable the confinement of holes in the buried Si<sub>0.7</sub>Ge<sub>0.3</sub> layer under negative bias conditions and a layer of electrons at the surface of the strained Si when a positive bias is applied to the MOS gate (Fig. 1). Thus, the present design describes a high-performance CMOS architecture incorporating a surface n-channel and buried p-channel. Following selective etching to remove some of the strained Si material (i.e., the n-channel) above the buried p-channel in order to increase the pMOSFET device transconductance, maximum performance is predicted from both nand p-channel devices on the single VS architecture [15]. The sequence of SiGe under compression and Si in tension creates a strain-compensated structure, minimizing cumulative strain in the devices. Transmission electron microscopy (TEM) analysis of the epitaxial layers following processing verified that the final tensile strained Si surface channel was approximately 7 nm (Fig. 2). The compressively strained Si<sub>0.7</sub>Ge<sub>0.3</sub> layer was measured as 12 nm. The n-channel (strained Si) was intended to be slightly thicker than measured, and since the strained Si<sub>0.7</sub>Ge<sub>0.3</sub> layer was slightly thicker than anticipated, it is likely that smearing of the heteroboundaries due to the high thermal budget process (below) may have caused the slight deviation from layer specification. Nevertheless, both the strained Si n-channel and strained Si<sub>0.7</sub>Ge<sub>0.3</sub> p-channel were above the minimum thickness required to achieve maximum performance gains [17].

The Si/SiGe layers were grown by low-pressure chemical vapor deposition in an Applied Materials Centura tool using SiH<sub>4</sub> and GeH<sub>4</sub> in a H<sub>2</sub> carrier gas with B<sub>2</sub>H<sub>6</sub> for p-type doping [18], [19]. The 1- $\mu$ m constant composition Si<sub>0.85</sub>Ge<sub>0.15</sub> VS and the preceding graded Si<sub>1-x</sub>Ge<sub>x</sub> layer (x = 0 to 0.15) were






Fig. 3. Simulated dependence of subthreshold characteristics on background doping set-back layer thickness at  $V_{\rm d}=1.0$  V for (a) 100-nm and (b) 250-nm gate length devices. The set-back layer thickness ranges from 20–90 nm in steps of 10 nm.

grown above 800 °C in order to promote misfit dislocation nucleation and propagation [20]. The strained Si/Si $_{0.7}$ Ge $_{0.3}$  layers were subsequently grown at reduced temperature for maximum control of layer thickness and Ge segregation. Secondary ion mass spectroscopy, x-ray diffraction, and Raman spectroscopy were used to confirm the as-grown layer thickness, alloy composition and strain of a strained Si layer grown directly on a Si $_{0.85}$ Ge $_{0.15}$  VS at the same time as the device wafers.

Drift-diffusion technology computer aided design (TCAD) simulations were carried out in Medici [21] in order to determine a suitable as-grown B profile for the devices. Fig. 3 shows the simulated variation of subthreshold characteristics with substrate doping ( $N_a$ ) set-back layer thickness (the separation between the substrate doping and the strained Si surface channel) for MOSFETs with a 6 nm gate oxide. The characteristics were investigated for set-back layer thicknesses ranging from 20–90 nm in 10-nm intervals. The data is simulated at a drain voltage ( $V_d$ ) of 1.0 V and suggests that a final set-back layer thickness of approximately 50 nm between a 5 × 10<sup>17</sup> cm<sup>-3</sup> (B) diffusion edge and the strained Si surface channel would enable good subthreshold characteristics for 0.25- $\mu$ m gate length devices [Fig. 3(a)], while a greater dependence of set-back layer thickness is observed for 100-nm gate length devices [Fig. 3(b)].




Fig. 4. C–V characteristics of 100  $\mu$ m  $\times$  100  $\mu$ m MOS capacitors on strained Si/SiGe and control device wafers. The similarity of the strained Si/SiGe accumulation capacitance and the Si control accumulation capacitance indicates equivalent gate oxide thickness of the devices.

The channel doping was taken to be  $1 \times 10^{16} \ \mathrm{cm^{-3}}$  in order to maintain high carrier mobility. An allowance of 25 nm was incorporated into the initial set-back layer thickness based on simulations of B diffusion during thermal processing [22]. Diffusion coefficients for B in SiGe were adapted from [23], [24] and all processing steps carried out at temperatures greater than  $400\ ^{\circ}\mathrm{C}$  were included in the simulation.

The Si/SiGe wafers did not require chemical-mechanical polishing (CMP), since the as-grown rms roughness of the VS was low, at 1.3 nm, as measured by AFM and optical profilometry on 25  $\mu$ m  $\times$  25  $\mu$ m areas around the wafer. This is one of the lowest roughness values reported for as-grown Si<sub>0.85</sub>Ge<sub>0.15</sub> VS material to date. Device fabrication mainly followed standard 0.25- $\mu$ m CMOS processing. Active areas were defined in deposited oxide and dry thermal oxidation at 800 °C followed by a N<sub>2</sub> anneal produced a 6-nm gate oxide, measured by capacitance-voltage (C-V) profiling on MOS capacitors fabricated on the device wafers and by TEM (Fig. 2). Representative C-Vcharacteristics of 100  $\mu$ m  $\times$  100  $\mu$ m MOS capacitors are shown in Fig. 4. The similarity of the two accumulation capacitances indicates that the oxide thickness of the strained Si/SiGe wafer is equivalent to that of the control wafer. The small plateau in capacitance observed on the strained Si/SiGe MOS capacitor at approximately -1 V is due to the confinement of holes in the Si<sub>0.3</sub>Ge<sub>0.7</sub> layer [25]. Fig. 5 shows the interface trap density (Dit) as a function of bandgap energy measured using a quasistatic C-V technique [26]. D<sub>it</sub> at mid-gap was found to be approximately  $6 \times 10^{10}$  cm<sup>-2</sup>eV<sup>-1</sup> for both capacitors, confirming that the Si/SiO<sub>2</sub> interface quality of the strained Si/SiGe devices was similar to the control devices. The small discrepancy in the gate oxide thickness measured by TEM (6 nm) and the electrical oxide thickness measured by C-V (6.5 nm) is due to quantum mechanical and polysilicon depletion effects [27]. Electron beam lithography defined polysilicon gate lengths (L) down to 150 nm and As implants annealed at 1050 °C for 20 s created the source and drain. Duplicate Si/SiGe and control Si wafers additionally underwent a salicide process split using Si<sub>3</sub>N<sub>4</sub> side-wall spacers and TiSi<sub>2</sub>. A bright-field TEM image of a typical silicided strained Si/SiGe device structure is shown in Fig. 6. The silicide was found to reduce the sheet resistance of the Si/SiGe source and drain regions from 68  $\Omega$ /sq to below




Fig. 5. Interface trap density  $(D_{\rm it})$  versus bandgap energy for a strained Si/SiGe and Si control MOS capacitors indicating equivalent mid-band  $D_{\rm it}$  values.




Fig. 6. Bright-field TEM image of a 150-nm drawn gate length strained Si/SiGe device structure.

 $8~\Omega/\text{sq}$ , as measured on standard Van der Pauw structures on the device wafers.

## III. DEVICE RESULTS

The nMOSFETs exhibited excellent subthreshold characteristics. Fig. 7 shows the transfer characteristics of a  $0.3-\mu m$  (L) silicided strained Si device at  $V_{\rm d}\,=\,0.1$  V and 1.0 V. The nMOSFET gate width (W) is 5  $\mu$ m.  $V_g$  is the applied gate voltage and V<sub>t</sub> is the device threshold voltage. There is a ten order of magnitude difference between the on-state drain current  $(I_{on})$  and the off-state drain current  $(I_{off})$  and the subthreshold slope is 80 mV/dec. Drain-induced barrier lowering (DIBL) was found to be below 10 mV/V and equal to the control devices over a wide range of gate lengths (Fig. 8). V<sub>t</sub> as a function of L for the devices is shown in Fig. 9 and the steepness of the roll-off characteristics for the strained Si/SiGe devices are also found to be similar to those of the Si control devices. Enhanced diffusion of As in SiGe compared with that in bulk Si may cause the slightly earlier roll-off observed for the strained Si/SiGe MOS-FETs compared with the Si controls. C-V profiling of MOS capacitors on the Si/SiGe and Si control device wafers confirmed that N<sub>a</sub> of the Si/SiGe wafer was equivalent to that of the Si control wafers. Therefore, the lower  $V_{\rm t}$  values observed for the




Fig. 7. Typical log  $I_{\rm d}$  versus  $V_{\rm g}-V_{\rm t}$  characteristics for a 0.3  $\mu m$  (L)  $\times$  5  $\mu m$  (W) silicided strained Si device at  $V_{\rm d}=0.1$  V and 1.0 V.  $I_{\rm on}/I_{\rm off}$  exceeds ten orders of magnitude.




Fig. 8. DIBL as a function of gate length for silicided devices. Similar electrostatic integrity of strained Si and control devices is achieved at all gate lengths.

strained Si/SiGe device are mainly attributed to the differing electron affinities of the materials [16], [28].

The variation of transconductance gm with gate overdrive,  $V_g$ – $V_t$ , for 0.2  $\mu$ m (L)  $\times$  5  $\mu$ m (W) silicided strained Si and Si control devices is presented in Fig. 10. The maximum  $g_{\rm m}$  $(g_m^{max})$  of the strained Si device is 334 mSmm<sup>-1</sup> and is enhanced by 50% compared with the Si control device at  $V_d = 1.0$ V. Fig. 11 shows output characteristics of unsilicided 0.3  $\mu$ m (L)  $\times$  5  $\mu$ m (W) devices. Large increases in  $I_d$  of the strained Si device compared with the control device are observed despite d.c. self-heating at higher V<sub>d</sub>, evident as the negative gradient in the curves. The self-heating of the strained Si/SiGe devices arises from the lower thermal conductivity of SiGe compared with Si [29] and results in a significantly elevated channel temperature [30]. Nevertheless, I<sub>d</sub> of the strained Si nMOSFETs is substantially higher than recently reported strained Si devices with a similar geometry and subthreshold characteristics [16]. This is in spite of our devices having an increase in gate oxide thickness of 50% and characteristics measured without using an a.c. conductance technique to remove the effect of self-heating. At  $V_{\rm d} = 1.5$  V and  $V_{\rm g}\text{--}V_{\rm t} = 1.5$  V,  $I_{\rm d}$  of the




Fig. 9.  $V_t$  as a function of L for the strained Si and Si control devices.




Fig. 10.  $g_m$  versus  $V_g-V_t$  curves for 0.2  $\mu$ m (L)  $\times$  5  $\mu$ m (W) silicided strained Si and Si control devices at  $V_d=1.0$  V. The strained Si device exhibits an increase in  $g_m^{max}$  of 50% compared with the control device.

strained Si device is approximately 0.55 mA $\mu$ m<sup>-1</sup> and is increased by over 140% compared with the Si control device, exceeding recently published data [14], [16], [31], [32]. Moreover, unlike the strained Si devices reported in [16] and [31], the excellent performance of our devices is achieved without requiring any CMP stages. Therefore, our SiGe MOS technology provides an improved cost-effective solution to Moore's Law. The higher performance of our strained Si/SiGe nMOSFETs is attributed to full thermal budget processing and simultaneously achieving optimum channel thickness and strain conditions through use of a relatively low alloy composition VS. In addition, the strained Si/SiGe material exhibited a very low defect density. Schimmel etching was carried out and the threading dislocation density was found to be approximately  $2 \times 10^4$  cm<sup>-2</sup>. Consequently the probability of such defects degrading electrical performance is small. Simulations show that the high alloy content strain compensation layer will also allow maximum performance advantages from p-channel devices [15]. Thus, the novel design and fabrication process described have overcome the usual performance trade-off encountered in strained Si/SiGe MOS technology arising from the critical thickness, while demonstrating the most compatible architecture suitable for advanced CMOS performance to date.




Fig. 11.  $I_d$  versus  $V_d$  characteristics of unsilicided 0.3  $\mu$ m (L)  $\times$  5  $\mu$ m (W) devices in  $V_g$ – $V_t$  steps of 1.0 V from 0.5 V to 2.5 V. Current drive of the strained Si device is increased by over 140% compared with the Si control device at  $V_d=1.5$  V,  $V_g$ – $V_t=1.5$  V despite evidence of self-heating.




Fig. 12. Field-effect mobility  $\mu_{\rm fe}$  versus effective electric field  $E_{\rm eff}$  measured at  $V_{\rm d}=0.1$  V.

The higher mobility of the strained Si MOSFET channel is indicated by the early saturation in Fig. 11. This was confirmed by examining the field-effect mobility  $\mu_{\rm fe}$  [33] on large (10  $\mu$ m) gate length devices as a function of effective field  $E_{\rm eff}$ at  $V_{\rm d}=0.1$  V (Fig. 12). The peak  $\mu_{\rm fe}$  was found to be 650 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> for the strained Si devices, increased by over 120% compared with the Si control device and equivalent to the highest reported electron mobility enhancement in strained Si surface channel MOSFETS to date [16]. In addition, the peak  $\mu_{\rm fe}$  of the strained Si is greater than recently reported high-performance devices [32]. Moreover, our mobility data refers to field-effect mobility  $\mu_{\rm fe}$ , whereas commonly reported effective mobility ( $\mu_{\text{eff}}$ ) inflates mobility values by up to 25%, particularly at high vertical fields [33]. Nevertheless, Fig. 12 shows that strained Si mobility enhancements exceeding 100% compared with the control devices are achieved at vertical fields above 0.6 MVcm<sup>-1</sup>, suitable for sub-100-nm devices. Significant mobility enhancements over the universal mobility curve are also achieved throughout the E<sub>eff</sub> range investigated. The deviation observed between the Si control data and the universal mobility data is considered to primarily arise from the Si control devices being fabricated directly on bulk Czochralski-grown Si, which exhibits poor material quality compared with epitaxially grown Si. In addition, unlike field-effect mobility data, universal mobility data refers to




Fig. 13. Comparison of the variation in  $g_m^{\rm max}$  of all 0.3  $\mu m$  (L)  $\times$  5  $\mu m$  (W) strained Si/SiGe and Si control devices. The nMOSFETs are unsilicided and the measurements were carried out at  $V_{\rm d}=1.0$  V. The standard deviation of the mean value of  $g_m^{\rm max}$  was equivalent for both sets of devices, highlighting the excellent Si/SiGe material uniformity.

effective mobility, which takes into account the degradation to mobility due to the vertical field [33].

Excellent uniformity of the strained Si nMOSFET performance was determined by device measurements on all die on the wafers. A histogram comparing the variation in  $g_{\rm m}^{\rm max}$  for 0.3  $\mu m$  (L)  $\times$  5  $\mu m$  (W) strained Si and control devices at  $V_{\rm d}=1.0$  V is shown in Fig. 13. The standard deviation of the mean value of  $g_{\rm m}^{\rm max}$  for the strained Si devices was less than 5% and within experimental error of the deviation in  $g_{\rm m}^{\rm max}$  of the control devices. The high degree of electrical uniformity exhibited by the nMOSFETs is attributed to the uniform Si/SiGe material and demonstrates its suitability for commercial manufacture; equivalent conventional Si industrial processes currently run with similar deviations in device gain [34]. The superior  $g_{\rm m}$  as well as  $\mu_{\rm fe}$  of the strained Si/SiGe devices verifies successful layer design and fabrication as well as material quality.

The higher performance of the strained Si/SiGe nMOSFETs at  $V_{\rm d} = 1.0$  V was consistently observed at all gate lengths investigated, as shown in Fig. 14. The relative performance of the strained Si devices and the Si controls is shown in Fig. 15. At  $V_{\rm d}=0.1\,V$  the enhancement in  $g_{\rm m}^{\rm max}$  of the strained Si devices is greater at smaller gate lengths. Performance gains in  $g_{\rm m}^{\rm max}$ (extrinsic) exceeding 170% are clearly demonstrated. These are the highest room temperature enhancements in  $g_{m}^{\max}$  of strained Si/SiGe surface channel nMOSFETs reported to date. The exceptional performance is shown for both silicided and unsilicided devices and indicates the success of the TiSi<sub>2</sub> process on strained Si/SiGe material. Furthermore, Fig. 8 shows that the improved performance does not compromise electrostatic integrity. As V<sub>d</sub> is increased, transconductance enhancements of strained Si devices are reduced for all L, and in particular at shorter L; at  $V_d = 1.2 \text{ V}$  the enhancement is reduced to below 50% for L < 0.6  $\mu$ m.

The impact of device self-heating due to the low thermal conductivity of SiGe was investigated by measuring  $I_d/W$  for devices with a range of gate widths (W) while maintaining a constant field parallel to the device channel. The results for  $0.3\text{-}\mu\text{m}$  (L) devices at  $V_d=1.0$  V are shown in Fig. 16. The greater deviation from ideal saturation characteristics observed for larger gate width devices is due to the generation of higher currents in these devices, verifying that the degraded performance en-





Fig. 14.  $g_m^{max}$  versus L for silicided devices at  $V_{\rm d}=1.0$  V. Intrinsic values of  $g_m^{max}$  are shown. Large performance gains are achieved at all gate lengths.



hancement in devices producing high current densities is due to self-heating. Thus, the reduced enhancements in  $g_{\rm m}^{\rm max}$  observed at higher bias voltages and smaller L (Fig. 15) are due to SiGe self-heating effects dominating the gain available in strained Si devices producing high current levels rather than a result of earlier velocity saturation in strained Si compared with unstrained Si [35].

The degradation in mobility at high vertical fields is dominated by surface roughness scattering. However, high values of fixed oxide charge  $Q_f$  may also degrade mobility over a wide range of  $E_{\rm eff}$  [33]. The Si control device exhibits a slightly slower decrease of mobility with  $E_{\rm eff}$  than observed for the strained Si device (Fig. 12). The greater dependence of  $\mu_{\rm fe}$  on  $E_{\rm eff}$  for the strained Si device may be indicative of slightly higher gate oxide interface roughness than that of the control device. This may arise, for example, from Ge segregation from the SiGe layers into the Si channel leading to nonuniform oxidation rates [12] and consequently gate oxide interface roughness. Interference of Ge during gate oxidation additionally causes de-




Fig. 16. Dependence of  $I_{\rm d}$  on  $(V_g-V_{\rm t})^2$  for 0.3- $\mu m$  strained Si/SiGe devices as a function of W at  $V_{\rm d}=1.0$  V. The deviation from ideal device behavior increases for larger W devices due to the increased impact of self-heating.

graded electrical properties of oxides. However, C-V measurements indicated that Dit for the strained Si devices was similar to that of the control device (Fig. 5) and therefore it is anticipated that Q<sub>f</sub> for both devices is also similar. Consequently the impact of Ge segregation on the electrical characteristics of devices in the current study is believed to be minor. Furthermore, little difference in the gate oxide/Si interface roughness between strained and unstrained Si is expected from Si/SiGe material with such low values of cross-hatching roughness [36]. The slightly larger decrease in  $\mu_{\rm fe}$  for the strained Si device at higher fields is therefore attributed to  $\mu_{\rm fe}$  being derived from I<sub>d</sub>, which has been shown to decrease due to self-heating at higher current levels and thus higher  $E_{\rm eff}$ . At  $V_{\rm d}=0.1$  V the effects are small (Fig. 15), in agreement with mobility data. However, at higher V<sub>d</sub> the reduced performance advantages due to self-heating are significant (see Figs. 15 and Fig. 16). Consequently, minimizing self-heating, for example by using pulsed a.c. measurements or reducing the VS thickness will result in even greater performance gains over a wider range of operating conditions.

### IV. CONCLUSION

High-performance nMOSFETs have been fabricated with an optimized strained Si/SiGe channel. The layer structure incorporated a high Ge content strain compensation layer, which minimized the overall strain within the device. Electrical performance in terms of transconductance, field-effect mobility and on-state drain current was found to be enhanced by up to 170% compared with conventional MOSFETs, some of the highest gains reported to date, while excellent off-state leakage currents and subthreshold characteristics were maintained. The high performance has been attained without the use of CMP or pulsed measurements. No modifications to standard processing were necessary and the gain in silicided strained Si/SiGe device performance was as great as in their unsilicided counterparts. The work suggests that pulsed measurements should be used for device measurements in order to assess the full potential of strained Si/SiGe MOSFETs, since this is a more realistic reflection of device performance in switching circuits.

#### ACKNOWLEDGMENT

The authors would like to thank S. Bull for use of the AFM.

#### REFERENCES

- B. S. Meyerson, "Silicon: Germanium-based mixed-signal technology for optimization of wired and wireless telecommunications," *IBM J. Res. Dev.*, vol. 44, no. 3, pp. 391–407, 2000.
- [2] S. C. Jain, S. Decoutere, M. Willander, and H. E. Maes, "SiGe HBTs for applications in BiCMOS technology: I. Stability, reliability and material parameters," *Semicond. Sci. Technol.*, vol. 16, pp. R51–R65, 2001.
- [3] IC Insights, Inc.. [Online]. Available: www.icinsights.com.
- [4] A. G. O'Neill and D. A. Antoniadis, "Deep submicron CMOS based on silicon germanium technology," *IEEE Trans. Electron Devices*, vol. 43, pp. 911–918, June 1996.
- [5] M. V. Fischetti and S. E. Laux, "Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys," *J. Appl. Phys.*, vol. 80, no. 4, pp. 2234–2252, 1996.
- [6] D. J. Paul, "Silicon-germanium strained layer materials in microelectronics," Adv. Mater., vol. 11, no. 3, pp. 191–204, 1999.
- [7] M. V. Fischetti, "Long-range Coulomb interactions in small Si devices. Part II. Effective electron mobility in thin-oxide structures," *J. Appl. Phys.*, vol. 89, no. 2, pp. 1232–1250, 2001.
- [8] 2001 International technology roadmap for semiconductors. [Online]. Available: http://public.itrs.net.
- [9] J. W. Matthews and A. E. Blakeslee, "Defects in epitaxial multilayers," J. Cryst. Growth, vol. 27, pp. 118–125, 1974.
- [10] J. Welser, J. L. Hoyt, S. Takagi, and J. F. Gibbons, "Strain dependence of the performance enhancement in strained-Si n-MOSFETs," in *IEDM Tech. Dig.*, 1994, pp. 373–376.
- [11] J. C. Bean, L. C. Feldman, A. T. Fiory, S. Nakahara, and I. K. Robinson, "Ge<sub>x</sub>Si<sub>1-x</sub>/Si strained-layer superlattice grown by molecular beam epitaxy," *J. Vac. Sci. Technol. A*, vol. 2, no. 2, pp. 436–440, 1984.
- [12] S. H. Olsen *et al.*, "Strained Si/SiGe n-channel MOSFETs: Impact of cross-hatching on device performance," *Semicond. Sci. Technol.*, vol. 17, pp. 655–661, 2002.
- [13] A. G. O'Neill et al., "SiGe virtual substrate n-channel heterojunction MOSFETs," Semicond. Sci. Technol., vol. 14, pp. 784–789, 1999.
- [14] K. Rim, J. L. Hoyt, and J. F. Gibbons, "Fabrication and analysis of deep submicron strained-Si n-MOSFETs," *IEEE Trans. Electron Devices*, vol. 47, pp. 1406–1415, July 2000.
- [15] S. G. Badcock, A. G. O'Neill, and E. G. Chester, "Device and circuit performance of SiGe/Si MOSFETs," *Solid-State Electron.*, vol. 46, no. 11, pp. 1925–1932, 2002.
- [16] N. Sugii, D. Hisamoto, K. Washio, N. Yokoyama, and S. Kimura, "Enhanced performance of strained-Si MOSFETs on CMP SiGe virtual substrate," in *IEDM Tech. Dig.*, 2001, pp. 737–740.
- [17] M. T. Currie, C. W. Leitz, T. A. Langdo, G. Taraschi, and E. A. Fitzgerald, "Carrier mobilities and process stability of strained Si n-and p-MOSFETs on SiGe virtual substrates," *J. Vac. Sci. Technol. B*, vol. 19, no. 6, pp. 2268–2279, 2001.
- [18] A. C. Churchill et al., "High-mobility two-dimensional electron gases in Si/SiGe heterostructures on relaxed SiGe layers grown at high temperature," Semicond. Sci. Technol., vol. 12, pp. 943–946, 1997.
- [19] A. C. Churchill et al., "Two-dimensional electron gas mobility as a function of virtual substrate quality in strained Si/SiGe heterojunctions," J. Vac. Sci. Technol. B, vol. 16, no. 3, pp. 1634–1638, 1998.
- [20] A. J. Pidduck et al., "On the growth of high quality relaxed Si<sub>1-x</sub>Ge<sub>x</sub> layers on Si by vapor phase epitaxy," in *Proc. Inst. Phys. Conf. Ser.*, 1997, no. 157, pp. 135–144.
- [21] "Medici 2D Device Simulation Software," Avanti! Corp., Fremont, CA.
- [22] "Athena 2D Process Simulation Software," Silvaco International, Santa Clara, CA.
- [23] P. Kuo et al., "Comparison of boron diffusion in Si and strained Si<sub>1-x</sub>Ge<sub>x</sub> epitaxial layers," Appl. Phys. Lett., vol. 62, no. 6, pp. 512–614, 1993.
- [24] N. Moriya *et al.*, "Boron diffusion in strained Si<sub>1-x</sub>Ge<sub>x</sub> epitaxial layers," *Phys. Rev. Lett.*, vol. 71, no. 6, pp. 883–886, 1993.
- [25] S. P. Voinigescu et al., "New technique for the characterization of Si/SiGe layers using heterostructure MOS capacitors," Solid-State Electron., vol. 37, no. 8, pp. 1491–1501, 1994.
- [26] E. H. Nicollian and J. R. Brews, MOS (Metal Oxide Semiconductor) Physics and Technology. New York: Wiley, 1982.
- [27] Y. Taur *et al.*, "CMOS scaling into the nanometer regime," *Proc. IEEE.*, vol. 85, pp. 486–504, Apr. 1997.

- [28] J. L. Hoyt et al., "Strained silicon MOSFET technology," in IEDM Tech. Dig., 2002, pp. 23–26.
- [29] J. P. Dismukes, L. Ekstrom, E. F. Steigmeiter, I. Kudman, and D. S. Beers, "Thermal and elastic properties of heavily doped Ge-Si alloys up to 1300 K," *J. Appl. Phys.*, vol. 35, no. 10, pp. 2899–2907, 1964.
- [30] K. A. Jenkins and K. Rim, "Measurement of the effect of self-heating in strained-silicon MOSFETs," *IEEE Electron Device Lett.*, vol. 23, pp. 360–362, July 2002.
- [31] L. Huang et al., "Electron and hole mobility enhancement in strained SOI by wafer bonding," *IEEE Trans. Electron Devices*, vol. 49, pp. 1566–1571, Sept. 2002.
- [32] K. Rim et al., "Strained Si HMOSFETs for high performance CMOS technology," in VLSI Tech. Dig., 2001, pp. 59–60.
- [33] S. C. Sun and J. D. Plummer, "Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces," *IEEE Trans. Electron Devices*, vol. ED-27, pp. 1497–1508, Aug. 1980.
- [34] Atmel. [Online]. Available: www.atmel.com.
- [35] K. Ismail, S. F. Nelson, J. O. Chu, and B. S. Meyerson, "Electron transport properties of Si/SiGe heterostructures: Measurements and device implications," *Appl. Phys. Lett.*, vol. 63, no. 5, pp. 660–662, 1993.
- [36] S. H. Olsen et al., "Impact of virtual substrate quality on performance enhancements in strained Si/SiGe heterojunction n-channel MOSFETs," Solid-State Electron., vol. 47, no. 8, pp. 1289–1295, 2003.



**Sarah H. Olsen** received the B.Sc. in physics from the University of Bath, Bath, U.K. in 1995, and the Ph.D. degree in electrical, electronic, and computer engineering from the University of Newcastle, Newcastle, U.K. in 2002.

After working as a Product Engineer at GEC Plessey Semiconductors, Plymouth, U.K., and Siemens Microelectronics, North Tyneside, U.K., she joined the University of Newcastle in 1998. Her research interests are in Si/SiGe materials, devices and technology.



**Anthony G. O'Neill** received the B.Sc. degree in physics from the University of Nottingham, Nottingham, U.K., in 1980, and the Ph.D. degree from the University of St. Andrews, St. Andrews, U.K., in 1983.

He joined the University of Newcastle, Newcastle, U.K., in 1986 from Plessey Research (Caswell) Ltd., Caswell, U.K. He has worked on a wide range of topics in the field of semiconductor device and process technology and published many papers. In 1994 he was Visiting Scientist at Microsystems

Technology Laboratories (MIT). He is Siemens Professor of Microelectronics and currently has research interests in strained Si/SiGe, SiC, and interconnect technology.

Dr. O'Neill became a Royal Society Industrial Fellow with Atmel in 2002.



Luke S. Driscoll received the B.Eng. degree in electrical and electronic engineering from the University of Newcastle, Newcastle upon Tyne, U.K., in 2001. He is currently studying strained silicon MOSFETs while pursuing a Ph.D. degree in electrical and electronic engineering at the University of Newcastle, Newcastle upon Tyne.



**Kelvin S. K. Kwa** was born in Kuala Lumpur, Malaysia, in 1978. He received the B.Eng. degree in electrical and electronic engineering from the University of Newcastle, Newcastle upon Tyne, U.K., in 2000. Since 2000, has has been pursuing the Ph.D. degree at the University of Newcastle.

His current research interests include the fabrication and characterization of strained Si/SiGe MOSFETs, dopant diffusion in SiGe material system during processing, andgrowth and characterization of ultrathin dielectric gate materials.



Sanatan Chattopadhyay received the B.Sc. degree in physics from the University of Calcutta, in 1992, the the M.Sc. degree in electronics science from the University of Calcutta in 1994, and the Ph.D. degree from the University of Jadavpur, Calcutta, in 1999.

From 1999 to 2001, he was working as a Post-doctoral fellow with the Singapore-Microsystems Technology Laboratories (MIT) Alliance (SMA), Singapore, before joining the University of Newcastle, Newcastle upon Tyne, U.K., as a Research Associate. His current research interests

include the fabrication and characterization of strained Si/SiGe MOSFETs, low-resistive silicides/germanides for contact metallization in VLSI, and growth and characterization of ultrathin dielectric gate materials.



**Andrew M. Waite** was born in Portsmouth. U.K., on February 1, 1971. He received the B.Eng. and Ph.D. degrees from the University of Southampton, Southhampton, U.K. in 1993 and 1999, respectively. His Ph.D. work concentrated on the creation and hot carrier degradation of raised source/drain MOSFETs.

He was a fellow of the European Commission SUSTAIN program between 1995 and 1996, where he worked at IMEC, Leuven, Belgium. He now works as a Research Fellow at the University of Southampton, where his research interests include

the integration of strained silicon into CMOS processes, pseudomorphic strained SiGe MOSFETs, and raised source/drain MOSFETs.



Yue T. Tang was born in Sungai Siput, Perak, Malaysia, in 1973. He received the B.Eng. degree in electronics engineering from the University of Nottingham, Nottingham, U.K., in 1995 and the M.Sc. degree in microelectronics system design and Ph.D. degree from the University of Southampton, Southampton, U.K., in 1997 and 2000, respectively. Since 2000, he has been a Post-doctoral researcher in the Microelectronics group at the University of Southampton.

From 2000 to 2001, he worked on modeling and design of heterojunction bipolar transistor on silicided SOI. Since 2001, his research interest involves design, fabrication, modeling and development of heterojunction MOS.



**Alan G. R. Evans** received the B.Sc. degree in physics from Liverpool University, Liverpool, U.K., in 1966, and the D.Phil. degree from Oxford University, Oxford, U.K. in 1969.

He has been a University academic since 1969 having worked at the Universities of Sheffield, Strathclyde, and Southampton in the U.K. He has worked on a variety of semiconductors, including InSb, InP, GaAs, SiGe, Si and polySi, studying electrical properties, device characteristics and device fabrication technologies. His recent work has

been focused on MEMS devices and the use of SiGe in MOS transistors. He is a Professor with the Department of Electronics at Southampton University, Southhampton, U.K., and the Joint Head of the Microelectronics Group there. His research interests have been in the area of semiconductor materials, devices and technologies.

David J. Norris photograph and biography not available at the time of publication

**Anthony G. Cullis** photograph and biography not available at the time of publication.



**Douglas J. Paul** (M'00) was born in Greenock, U.K., in 1969. He received the B.A. degree in physics and theoretical physics in 1990, the M.A. degree in physics and theoretical physics in 1994, and the Ph.D. degree in 1994, all from the University of Cambridge, Cambridge, U.K.

Since 1994, he has worked in the Semiconductor Physics Group at the Cavendish Laboratory, Cambridg, e and is presently responsible for all the Si and SiGe research. His research interests include the physics of short-channel CMOS devices, het-

erostructure and strained-Si CMOS, SiGe MODFETs, SiGe resonant tunneling diodes and quantum devices, Si/SiGe quantum cascade lasers, terahertz technology, the physics of low-dimensional Si-based devices and quantum information processing. He has published over 50 publications, made over 70 presentations at conferences and holds one patent. He was one of the editors of the first edition of the Technology Roadmap of European Nanoelectronics, which has now been incorporated into the ITRS Roadmap, and he sits on a number of U.K. and EC scientific committees.

Dr. Paul is a Fellow of St Edmunds College, Cambridge, a member of the Institute of Physics and a chartered physicist.



**David J. Robbins** received the Ph.D. degree in chemical spectroscopy from the University of East Anglia, East Anglia, U.K., in 1971.

He became a Research Fellow at Oxford University, Oxford, U.K., and joined the U.K. Ministry of Defence Research Laboratories, Malvern, U.K., in 1973, to work on CRT phosphor materials. He was a Visiting Scientist at the IBM T. J. Watson Research Center, Yorktown Heights, NY, from 1981 to 1982, working on electroluminescent devices. After returning to Malvern, he started research in

low-temperature Si and SiGe epitaxy and has led a team working on SiGe materials and devices for military applications since that time.

Dr. Robbins is currently a Senior Fellow in QinetiQ, Malvern, a company formed from the former U.K. defence research laboratories. He is a Fellow of the Institute of Physics.