

Comparative Study on Finite-Precision Controller Realizations in Different Representation Schemes

Jun Wu[†], Sheng Chen[‡] and Jian Chu[†]

[†] National Key Laboratory of Industrial Control Technology
Institute of Advanced Process Control
Zhejiang University, Hangzhou, 310027, China

[‡] School of Electronics and Computer Science
University of Southampton, Southampton SO17 1BJ, U.K.
E-mail: sqc@ecs.soton.ac.uk

Presented at CACSCUK'2003, Luton, U.K., 20 September, 2002

The authors wish to thank the supports of the U.K. Royal Society (K.C Wong fellowship RL/ART/CN/XFI/KCW/11949)

Number Formats

○ Fixed-point of bit length $\beta = 1 + \beta_g + \beta_f$: 1 sign bit, β_g bits integer part, β_f bits fractional part. If no overflow

$$Q_1(x) = x + \delta_1, \quad |\delta_1| < 2^{-(\beta_f+1)}$$

○ Floating point of bit length $\beta = 1 + \beta_e + \beta_w$: 1 sign bit, β_e bits exponent, β_w bits mantissa. If no overflow/underflow

$$Q_2(x) = x + x\delta_2, \quad |\delta_2| < 2^{-(\beta_w+1)}$$

○ Block floating point of bit length $\beta = 1 + \beta_h + \beta_w$: 1 sign bit, β_h bits block exponent, β_w bits block mantissa (in fixed-point). If no overflow/underflow

$$Q_3(x) = x + r(x)\delta_3, \quad |\delta_3| < 2^{-(\beta_w+1)}$$

$$r(x) = 2\eta_i, \quad \text{if } x \in S_i \quad \text{and} \quad \eta_i = \max_{y \in S_i} \{ |y| \}$$

Dynamic range bit length β_r (β_g , β_e or β_h); **Precision bit length** β_p (β_f , β_w or β_u)

Closed-Loop

$$\begin{array}{ll} \text{Plant} & \left\{ \begin{array}{l} \mathbf{x}(k+1) = \mathbf{Ax}(k) + \mathbf{B}\mathbf{e}(k) \\ \mathbf{y}(k) = \mathbf{Cx}(k) \end{array} \right. \\ \text{Controller} & \left\{ \begin{array}{l} \mathbf{v}(k+1) = \mathbf{F}\mathbf{v}(k) + \mathbf{G}\mathbf{y}(k) + \mathbf{H}\mathbf{e}(k) \\ \mathbf{u}(k) = \mathbf{J}\mathbf{v}(k) + \mathbf{M}\mathbf{y}(k) \end{array} \right. \end{array}$$

○ Controller realizations ($\mathbf{F}, \mathbf{G}, \mathbf{J}, \mathbf{M}, \mathbf{H}$) infinite many. Let $(\mathbf{F}_0, \mathbf{G}_0, \mathbf{J}_0, \mathbf{M}_0, \mathbf{H}_0)$ be a realization designed by some standard procedure, all realizations form set:

$$\mathcal{S}_C \triangleq \{(\mathbf{F}, \mathbf{G}, \mathbf{J}, \mathbf{M}, \mathbf{H}) : \mathbf{F} = \mathbf{T}^{-1}\mathbf{F}_0\mathbf{T}, \mathbf{G} = \mathbf{T}^{-1}\mathbf{G}_0,$$

$$\mathbf{J} = \mathbf{J}_0\mathbf{T}, \mathbf{M} = \mathbf{M}_0, \mathbf{H} = \mathbf{T}^{-1}\mathbf{H}_0\}$$

\mathbf{T} being nonsingular. All are equivalent if implemented in infinite precision

○ Different realizations have different degrees of robustness against FWL effect

Alternatively, realization presented as $\mathbf{w} = [w_1 \dots w_N]^T \triangleq [\mathbf{w}_F^T \mathbf{w}_G^T \mathbf{w}_J^T \mathbf{w}_M^T \mathbf{w}_H^T]^T$ with $\mathbf{w}_F = \text{Vec}(\mathbf{F}), \dots, \mathbf{w}_H = \text{Vec}(\mathbf{H})$

Dynamic Range Consideration

- Dynamic range measure

$$\gamma(\mathbf{w}, \alpha) \triangleq \begin{cases} \|\mathbf{w}\|_{\max}, & \alpha = 1 \text{ (fixed point)} \\ \log_2 \frac{4\|\mathbf{w}\|_{\max}}{\pi(\mathbf{w})}, & \alpha = 2 \text{ (floating point)} \\ \log_2 \frac{4\|\mathbf{z}(\mathbf{w})\|_{\max}}{\pi(\mathbf{z}(\mathbf{w}))}, & \alpha = 3 \text{ (block floating point)} \end{cases}$$

$$\text{with } \|\mathbf{w}\|_{\max} \triangleq \max_{j \in \{1, \dots, N\}} |w_j|, \quad \pi(\mathbf{w}) \triangleq \min_{j \in \{1, \dots, N\}} \{w_j : w_j \neq 0\},$$

$$\mathbf{z}(\mathbf{w}) \triangleq [\eta_F \ \eta_G \ \eta_J \ \eta_M \ \eta_H]^T$$

Proposition: Realization \mathbf{w} can be represented in format α of β_r dynamic-range bit length without overflow and/or underflow, if $2^{\beta_r} \geq \gamma(\mathbf{w}, \alpha)$

○ Let $\beta_r^{\min}(\mathbf{w}, \alpha)$ be minimum dynamic range bit length that guarantees no overflow and/or underflow. $\gamma(\mathbf{w}, \alpha)$ provides an estimate of $\beta_r^{\min}(\mathbf{w}, \alpha)$:

$$\hat{\beta}_r^{\min}(\mathbf{w}, \alpha) \triangleq \lceil \log_2 \gamma(\mathbf{w}, \alpha) \rceil \quad \text{with } \hat{\beta}_r^{\min}(\mathbf{w}, \alpha) \geq \beta_r^{\min}(\mathbf{w}, \alpha)$$

where $\lceil \cdot \rceil$ is ceiling function

Robustness of Closed-Loop Stability

- Assuming sufficient β_r , precision or stability measure:

$$\mu(\mathbf{w}, \alpha) \triangleq \min_{i \in \{1, \dots, m+n\}} \left\| \frac{\partial |\lambda_i(\mathbf{w})|}{\partial \Delta} \right\|_1$$

$$\text{where } \left\| \frac{\partial |\lambda_i|}{\partial \Delta} \right\|_1 \triangleq \sum_{j=1}^N \left| \frac{\partial |\lambda_{ij}|}{\partial \Delta} \right| \text{ and } \left. \frac{\partial |\lambda_{ij}|}{\partial \Delta} \right|_{\Delta=0} = \mathbf{r}(\mathbf{w}, \alpha) \circ \frac{\partial |\lambda_{ij}|}{\partial \mathbf{w}}$$

Proposition: Under mild conditions, if $\|\Delta\|_{\max} < \mu(\mathbf{w}, \alpha)$, then

$$|\lambda_i(\mathbf{w} + \mathbf{r}(\mathbf{w}, \alpha) \circ \Delta)| < 1, \quad \forall i$$

○ Let $\beta_p^{\min}(\mathbf{w}, \alpha)$ be minimum precision bit length that guarantees closed-loop stability. $\mu(\mathbf{w}, \alpha)$ provides an estimate of $\beta_p^{\min}(\mathbf{w}, \alpha)$:

$$\hat{\beta}_p^{\min}(\mathbf{w}, \alpha) \triangleq -\lceil \log_2 \mu(\mathbf{w}, \alpha) \rceil - 1 \quad \text{with } \hat{\beta}_p^{\min}(\mathbf{w}, \alpha) \geq \beta_p^{\min}(\mathbf{w}, \alpha)$$

where $\lfloor \cdot \rfloor$ is floor function

Optimal Realization Problem

- With Δ , closed-loop eigenvalues

$$\lambda_i(\mathbf{w}) \longrightarrow \lambda_i(\mathbf{w} + \mathbf{r}(\mathbf{w}, \alpha) \circ \Delta)$$

If $|\lambda_i(\mathbf{w} + \mathbf{r}(\mathbf{w}, \alpha) \circ \Delta)| \geq 1$ for some i , closed-loop becomes unstable

Precision Consideration

- By design, closed-loop eigenvalues

$$|\lambda_i(\mathbf{w})| < 1, \quad \forall i$$

But \mathbf{w} cannot be implemented exactly (infinite precision)

- Assume sufficient large β_r (no overflow and/or underflow). Since β_p is finite

$$\mathbf{w} \Rightarrow \mathbf{w} + \mathbf{r}(\mathbf{w}, \alpha) \circ \Delta$$

- Given \mathbf{w}_0 , optimal realization problem:

$$\max_{\mathbf{w} \in \mathcal{S}_C} \rho(\mathbf{w}, \alpha) = \max_{\substack{\mathbf{T} \in \mathbb{R}^{m \times m} \\ \det(\mathbf{T}) \neq 0}} \left(\min_{i \in \{1, \dots, m+n\}} \frac{1 - |\lambda_i(\mathbf{w}_0)|}{\left\| \mathbf{r}(\mathbf{w}, \alpha) \circ \frac{\partial |\lambda_i|}{\partial \mathbf{w}} \right\|_1} \right)$$

Optimization algorithms based on function values only can be used to solve this problem

With $\mathbf{T}_{\text{opt}}(\alpha) \Rightarrow$ optimal controller realization $\mathbf{w}_{\text{opt}}(\alpha)$

An Example

Plant

$$A = \begin{bmatrix} 3.7156e+0 & -5.4143e+0 & 3.6525e+0 & -9.6420e-1 \\ 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \end{bmatrix}$$

$$B = [1 \ 0 \ 0 \ 0]^T, \quad C = [1.1160e-6 \ 4.3000e-8 \ 1.0880e-6 \ 1.4000e-8]$$

Initial designed controller

$$F = \begin{bmatrix} 2.6963e+2 & -4.2709e+1 & 2.2873e+1 & 2.6184e+2 \\ 2.5561e+2 & -4.0497e+1 & 2.1052e+1 & 2.4806e+2 \\ 5.6096e+1 & -8.5715e+0 & 5.2162e+0 & 5.4920e+1 \\ -2.3907e+2 & 3.7998e+1 & -2.0338e+1 & -2.3203e+2 \end{bmatrix}$$

$$G_0 = \begin{bmatrix} -4.6765e+1 \\ -4.5625e+1 \\ -9.5195e+0 \\ 4.1609e+1 \end{bmatrix}, \quad J_0 = [-2.5548e+2 \ -2.7185e+2 \ -2.7188e+2 \ 2.7188e+2],$$

$$M_0 = [0], \quad H_0 = [0 \ 0 \ 0 \ 0]^T.$$

MATLAB routine *fminsearch.m* used to solve optimization

Realization	Representation scheme	measure ρ	β^{min}	β_p^{min}	β_r^{min}
w_0	fixed-point	1.2312e-10	31	21	9
	fixed-point	1.2003e-6	19	10	8
w_0	floating-point	2.9062e-11	33	29	3
	floating-point	9.5931e-6	13	8	4
w_0	block-floating-point	1.4347e-11	33	30	2
	block-floating-point	3.5012e-6	16	12	3

Comparison of true minimum required bit lengths for w_0 in three representation schemes with those of fixed-point implemented $w_{opt}(1)$, floating-point implemented $w_{opt}(2)$ and block-floating-point implemented $w_{opt}(3)$


- Any realization $w \in \mathcal{S}_C$ implemented in infinite precision (unlimited β_r and infinite β_p) will achieve exact performance of infinite-precision implemented w_0 , which is **designed** controller performance

Infinite-precision implemented w_0 is referred to as **ideal** controller realization w_{ideal}


	w_0	$w_{opt}(1)$	$w_{opt}(2)$	$w_{opt}(3)$
Fixed point	$\rho(w, 1)$	1.2312e-10	1.2003e-6	1.0580e-7
	$\hat{\beta}^{min}(w, 1)$	34	21	25
	$\mu(w, 1)$	3.3474e-8	2.3082e-4	9.6673e-5
	$\hat{\beta}_p^{min}(w, 1)$	24	12	13
	$\gamma(w, 1)$	2.7188e+2	1.9231e+2	9.1370e+2
Floating point	$\hat{\beta}_r^{min}(w, 1)$	9	8	10
	$\rho(w, 2)$	2.9062e-11	7.6826e-6	9.5931e-6
	$\hat{\beta}^{min}(w, 2)$	37	18	18
	$\mu(w, 2)$	2.2389e-10	9.5628e-5	1.5229e-4
	$\hat{\beta}_p^{min}(w, 2)$	32	13	12
Block floating point	$\gamma(w, 2)$	7.7038e+0	1.2447e+1	1.5875e+1
	$\hat{\beta}_r^{min}(w, 2)$	3	4	4
	$\rho(w, 3)$	1.4347e-11	3.2975e-6	3.6938e-7
	$\hat{\beta}^{min}(w, 3)$	38	20	23
	$\mu(w, 3)$	6.5127e-11	2.7666e-5	2.9985e-6
floating point	$\hat{\beta}_p^{min}(w, 3)$	33	15	18
	$\gamma(w, 3)$	4.5395e+0	8.3902e+0	8.1176e+0
	$\hat{\beta}_r^{min}(w, 3)$	3	4	4

Values of various measures and corresponding estimated bit lengths for four realizations in three different formats

Unit impulse response of $y(k)$ for w_{ideal} and 18-bit fixed-point implemented $w_{opt}(1)$, floating-point implemented $w_{opt}(2)$ and block-floating-point implemented $w_{opt}(3)$



Unit impulse response of $y(k)$ for w_{ideal} : 19-bit fixed-point implemented $w_{opt}(1)$, floating-point implemented $w_{opt}(2)$ and block-floating-point implemented $w_{opt}(3)$



Conclusions

- Unified true closed-loop stability measure for FWL implemented controllers in different representation formats
Computationally tractable, taking into account both dynamic range and precision of arithmetic schemes
- Formulate and solve optimal controller realization problem
Design provides useful quantitative information regarding finite precision computational properties, namely robustness to FWL errors and estimated minimum bit length for guaranteeing closed-loop stability
- Designer can choose an optimal controller realization in an appropriate representation scheme to achieve best computational efficiency and closed-loop performance