Integrating Self Testability with Design Space Exploration by a Controller based Estimation Technique
Integrating Self Testability with Design Space Exploration by a Controller based Estimation Technique
Recent research for testable designs has focussed on inserting test structures by re-arranging an Register-Transfer- Level (RTL) data path generated from a behavioural description to make more testable. Although it can be argued that good results have been obtained with such approaches, we must keep in mind that with the emergence of commercial behavioural synthesis tools it is difficult for the designer to understand an automatically generated structural RTL description. With the ever increasing complexity and pressure to shorten time to market, test synthesis must not be dissociated from design synthesis. This paper shows that it is possible to generate optimised self-testable RTL when addressed at the highest level of abstraction ie., behavioural description. This is achieved by developing a novel and accurate Built-In Self-Test (BIST) resource estimation technique based on exploitation of certain characteristics of the controller of the design.
901-906
Gaur, MS
82ec6de0-9991-425c-b82e-fd8bf8bcf02c
Zwolinski, M
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
2004
Gaur, MS
82ec6de0-9991-425c-b82e-fd8bf8bcf02c
Zwolinski, M
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Gaur, MS and Zwolinski, M
(2004)
Integrating Self Testability with Design Space Exploration by a Controller based Estimation Technique.
17th International Conference on VLSI Design (VLSID’04), Mumbai, India.
.
Record type:
Conference or Workshop Item
(Paper)
Abstract
Recent research for testable designs has focussed on inserting test structures by re-arranging an Register-Transfer- Level (RTL) data path generated from a behavioural description to make more testable. Although it can be argued that good results have been obtained with such approaches, we must keep in mind that with the emergence of commercial behavioural synthesis tools it is difficult for the designer to understand an automatically generated structural RTL description. With the ever increasing complexity and pressure to shorten time to market, test synthesis must not be dissociated from design synthesis. This paper shows that it is possible to generate optimised self-testable RTL when addressed at the highest level of abstraction ie., behavioural description. This is achieved by developing a novel and accurate Built-In Self-Test (BIST) resource estimation technique based on exploitation of certain characteristics of the controller of the design.
More information
Published date: 2004
Additional Information:
Event Dates: January 2004
Venue - Dates:
17th International Conference on VLSI Design (VLSID’04), Mumbai, India, 2004-01-01
Organisations:
EEE
Identifiers
Local EPrints ID: 260385
URI: http://eprints.soton.ac.uk/id/eprint/260385
PURE UUID: 7eaab5c1-2a39-426a-b515-65bbab2ccbef
Catalogue record
Date deposited: 27 Jan 2005
Last modified: 15 Mar 2024 02:39
Export record
Contributors
Author:
MS Gaur
Author:
M Zwolinski
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics