Dynamic sensor compensation using analogue adaptive filter compatible with digital technology

M. Jafaripanah, B.M. Al-Hashimi and N.M. White

Abstract: An analogue adaptive filter for dynamic response compensation of a load cell sensor is presented. The filter employs only transistors and therefore it can be integrated using standard digital CMOS technology, which is suitable for system-on-chip applications. To perform adaptive compensation over a wide range of measurand, a novel CMOS multiplier circuit was developed. The analogue adaptive filter has been designed and simulated using 0.35 μm 3.3 V BSIm3v3 CMOS foundry models and found to achieve effective compensation.

1 Introduction and motivation

Since information processing and control systems cannot function correctly if they receive inaccurate input data, compensation of the imperfections of sensors is one of the most important aspects of sensor research. The influence of unwanted signals, non-ideal frequency response, parameter drift, nonlinearity, and cross-sensitivity are the five major defects in primary sensors. In the new generation of sensors, called intelligent or smart sensors, the influence of these imperfections has been reduced dramatically by using signal processing techniques, which have resulted from advances in the field of digital systems.

Some sensors, such as load cells, have an oscillatory output, which needs time to settle down. It is therefore necessary to determine the value of the measurand while the output is still in oscillation. Load cells are used in a variety of industrial weighing applications such as vending machines and checkweighing systems. Since the measurand contributes to the load cell response characteristics, a compensation filter is required to track variation in the measurand whereas a simple, fixed filter is only valid at one specific load value. A number of methods have been reported for dynamic sensor compensation. These include digital adaptive techniques [1], artificial neural networks [2] and estimation with a recursive least squares procedure [3], which basically employ digital signal processing (DSP) chips or microcontrollers to implement the required filtering algorithms. Recently, analogue adaptive techniques [4, 5] have been used to perform effective sensor response compensation, with the main benefits being smaller size, lower complexity and lower power consumption compared to digital techniques. The sensor compensation analogue technique employs an adaptive biquadratic filter to track the variations in the measurand by changing the position of the filter zeros. In [5], a discrete adaptive filter prototype consisting of operational amplifiers, resistors and capacitors was produced to validate the compensation analogue technique in practice.

In recent years, the quest for smaller and cheaper electronic systems has led manufacturers to integrate systems onto a single chip (system-on-chip, SoC). In the sensor research community, efforts have focused on making silicon-based sensors and circuit designers investigate techniques to develop CMOS compatible analogue electronic circuits [6–10] since this is the dominant processing technology used for integrated circuits and systems. Despite the effectiveness of the operational amplifier based compensation filter reported in [5], the filter is not compatible with digital CMOS technology since it contains resistors and capacitors. This limits its applications in SoCs, and therefore, the motivation of this research is to develop and implement an analogue filter for sensor compensation, which is compatible with CMOS technology. This means that the filter should not require floating capacitors or operational amplifiers. It should be noted that traditionally the switched-capacitor technique has been employed extensively to integrate the analogue portion of mixed-signal chips. However, switched capacitors are also not fully compatible with the digital CMOS process and as technology advances further, the drawbacks of switched capacitors are becoming more significant [11]. The switched-capacitor techniques require high quality capacitors usually implemented using two layers of polysilicon. The second polysilicon layer used by the switched capacitor is not required in wholly digital circuits and often it is not available, particularly in deep submicron technology used to fabricate SoCs.

This paper shows that it is possible to design and implement an analogue adaptive filter capable of correcting effectively the sensor response without the use of operational amplifiers and floating capacitors. The proposed filter consists entirely of transistors and therefore it is suitable for integration using standard digital CMOS process (single polysilicon). The filter is designed using switched-current (SI) techniques, which exploit the ability of a MOS transistor to maintain its drain current, when its gate is open-circuited, through the charge stored on the parasitic gate oxide capacitance, and without the explicit need for designed capacitors. SI techniques are increasingly being applied to sensor applications [6, 10, 12]. The application of
SI to dynamic sensor compensation has not been addressed in the literature, and is therefore the main aim of this paper. The following contributions are made:

- All previously reported applications of SI to sensors do not require adaptive operation, unlike the load cell, which requires adaptive processing to track variation of the measurand. For example, the magnetic sensor reported in [10] employs a filter with fixed characteristics.
- A novel CMOS multiplier is proposed, which is needed to perform adaptive compensation for different measurand values of the sensor.
- Transistor level of the adaptive compensation filter is designed and simulated using 0.35 μm 3.3 V BSim3v3 CMOS foundry models.

2 Sensor response correction

The general principle of sensor response correction, in order to eliminate oscillatory sensor output, involves cascading a filter, having the reciprocal characteristic of the sensor, with it (Fig. 1). Therefore, the transfer function of the whole system is ‘unity’, which means that any changes in the input transfer to the output without distortion.

![Fig. 1 Principle of load cell response correction](image)

It has been shown that the load cell can be modelled as a 2nd order system [1]

\[
G(s) = \frac{X(s)}{F(s)} = \frac{1}{s^2 + \frac{c}{m + m_0} s + \frac{k}{m + m_0}}
\]

where \( m \) is the mass being weighed, \( m_0 \) is the effective mass of the sensor, \( c \) is the damping factor, \( k \) is the spring constant, and \( F(t) \) is the force function. Equation (1) shows that \( m \) affects all characteristics of the sensor such as gain factor, \( A \), quality factor, \( Q \), and natural frequency, \( \omega_0 \).

Equation (1) yields a pair of complex conjugate poles \( a \pm jb \) where

\[
a = -\frac{c}{2(m + m_0)}
\]

and

\[
b = \sqrt{\frac{k}{(m + m_0)} - \frac{c^2}{4(m + m_0)^2}}
\]

Thus the zeros of the adaptive filter, which are the poles of the sensor, can be found. The parameter \( m \) is unknown in the first instance when a new measurement begins. Therefore the parameters of the adaptive filter cannot be set to appropriate values in order that the filter behaves as an inverse system. Hence, an adaptive rule is required to modify the parameters of the adaptive filter according to the value of measurand, \( m \). Usually, in classic adaptive techniques, an adaptive algorithm, such as least mean squares (LMS) method, updates the parameters of the adaptive filter to minimise a cost function. However, (1) shows that, for a load cell, the suitable filter has a pair of conjugate zeros, \( z_{1,2} = a \pm jb \), where \( a \) and \( b \) can be considered as the parameters of adaptive filter and the relationship between them and the load is expressed in (2) and (3). The adaptive compensation operation is shown in Fig. 2.

![Fig. 2 Block diagram of adaptive load cell response correction](image)

Initially the zeros of the filter are set to arbitrary values. Then the output \( y \) is calculated. This new value of \( y \) is used to calculate the zeros of the filter once again. Repeating these steps results in a rapid approach to obtain the steady state value of \( y \). So far the zeros of the 2nd order compensation filter have been examined. In order that the analogue filter can be realised, it is necessary to add at least two poles to the filter. The values of these poles can be determined practically. These poles are selected as shown in [5] so that the output of the filter quickly reaches its steady-state value with minimum oscillation. The transfer function of the compensation filter is

\[
H(s) = \frac{(m + m_0) \cdot s^2 + c \cdot s + k}{10^{-7} s^2 + 0.06 s + 1}
\]

The transfer functions of the load cell, (1), and its compensation filter, (4), are biquadratic functions. The problem is how to make a biquad adaptive and from a design simplicity point of view, it is necessary to have only one filter component to track changes in \( m \) without any influence on the other characteristics of the load cell such as \( c \) and \( k \). How to achieve this with CMOS transistor-alone circuits is discussed in Section 4 after an introduction to switched-current design, which is given next.

3 Switched-current design principles

The basic element in switched-current (SI) design is a memory cell shown in Fig. 3a. The SI technique exploits the parasitic capacitance, \( C_m \), at the gate of a MOS transistor to maintain its drain current [13]. The current memory cell of Fig. 3a has one transistor \( M_1 \) and three switches, which are driven by the clock waveforms shown in Fig. 3b and operates as follows. On phase \( \phi_0 \), the input current adds to the bias current \( J \) and the current \( J + i_{in} \) flows initially into
the discharged gate-source capacitor $C_{gs}$. As $C_{gs}$ charges, the gate source voltage rises and when it exceeds the threshold voltage, $M_f$ conducts. Eventually the whole of the current $i + i_m$ flows in the drain of $M_f$. During the second phase, $\phi_2$, the gate of $M_f$ is disconnected from the drain so the gate voltage is held on $C_{gs}$ and the input switch is now opened. This forces an output current $i_o = -i_m$ to flow throughout this phase. The output current is therefore a memory of the input current. Figure 4a shows a delay cell, created by cascading two memory cells. It should be noted that the output current $i_o$ is not available through the first phase, $\phi_1$, and when the output current is required throughout the entire clock period then another transistor, $M_3$, and its associated bias current should be added. To achieve a scaled output current, i.e. $i_o[n] = \alpha i_o[n-1]$, the aspect ratio of $M_3$ is $\alpha$ times that of $M_2$. This is shown in Fig. 4 by putting ‘1’, ‘1’ and ‘$\alpha$’ under transistors $M_1$, $M_2$ and $M_3$, respectively, which means that $\frac{W}{L}_{M_1} = \frac{W}{L}_{M_2}$ and $\frac{W}{L}_{M_3} = \alpha \cdot \frac{W}{L}_{M_2}$, where $W$ and $L$ are the width and length of the MOS transistors. A switched-current integrator can be obtained by feeding back the output current of the delay cell, $i_o$, to the input summing node. This results in two parallel switches, one operating with $\phi_1$ and another with $\phi_2$, which is equivalent to a short circuit and two parallel bias currents that can be added together. The resulting integrator is shown in Fig. 4b, which can be used as a building block to construct other filter functions [14].

**Fig. 4 Delay cell and Integrator**

---

**Fig. 3 Current memory cell and clock waveforms**

*a* Memory cell  
*b* Waveforms

---

4 Adaptive compensation filter

To simplify the implementation of the compensation filter, we have chosen the integrator-based biquad circuit shown in Fig. 5. With this choice, as shown later in this Section, it is possible to track variation in the load cell measurand by controlling a single filter parameter. This biquad consists of two integrators and two feedback loops (2$\alpha_2$I_o and 2$\alpha_1$I_o) and appropriate signal summations. The s-domain transfer function of the biquad circuit is

$$H(s) = \frac{4\alpha_2 s + 2\alpha_3 - \alpha_4 s}{D} s^2 + \frac{4\alpha_3 T}{D} s + \frac{4\alpha_4}{T^2 D}$$

where $D = 2\alpha_4 - \alpha_2$, $T$ is the clock period and each $\alpha_i$ is the ratio of two currents in the filter circuit. Comparing (5), with the compensation filter transfer function, (4), gives

$$\frac{4\alpha_2 s + 2\alpha_3 - \alpha_4 s}{D} = 10^5(m + m_0)$$

Equation (6) shows that it is possible to have an adaptive filter, which is capable of tracking variations in $m$, by controlling only one filter parameter ($\alpha_4$) without any influence on the other characteristics of the filter. Examining Fig. 5 shows that $\alpha_4$ is a coefficient for the filter input current ($I_o = \alpha_4 I_0$) and in the adaptive case it should be $I_o = \alpha_4(m)I_0$. In our current-mode filter, the output current, $I_o$, displays the load cell measurand, $m$, therefore having $\alpha_4$ proportional to $m$ is equivalent to control the filter input current by a variable gain proportional to the filter output current. This means that a current multiplier is needed to make an adaptive compensation filter. This is clarified schematically in Fig. 6.

The design procedure of the compensation filter involves determining the parameters ($\alpha_1$, $\alpha_2$, $\alpha_3$) of the fixed filter and then using a current multiplier block (Fig. 6) to make it adaptive. **Fig. 5 Integrator-based biquadratic filter [14]**

---

**Fig. 6 Adaptive compensation filter block diagram**

IJE Proc.-Circuits Devices Syst., Vol. 152, No. 6, December 2005

747
From experimental data for a particular load cell [2] the damping factor $\zeta$, spring constant $k$, and the effective mass of the load cell $m_0$, are 3.5, 2700 Pa, and 0.1 kg, respectively. In addition, as a starting point, $m$ is considered to be 1 kg, which is an arbitrary choice. The parameters of the compensation filter can be calculated using (6)–(10). As outlined earlier, the filter parameters, $\delta^a$, are implemented by $\frac{H(s)}{T}$ of the transistors in the current mirrors. The clock period, $T$, affects the spread of the transistor sizes for the filter. For different clock periods, considering (4) as the transfer function of the compensation filter results in wide ranges for $\delta^a$, which seems impractical. In order to achieve reasonable $\frac{H(s)}{T}$ for the transistors in the filter design, the positions of filter poles in (4) are changed and scaled in magnitude. Note that the filter poles do not have a significant effect on the compensation (refer to Section 2). Therefore, the modified transfer function for the compensation filter is

$$H(s) = \frac{1}{2700} \frac{(m + m_0) \cdot s^2 + c \cdot s + k}{(4 \cdot 10^{-4})s^2 + 0.035s + 1} \quad (11)$$

With this transfer function, choosing $T = 10^{-2}$ s provides parameter spread of 25:1, while for $T = 10^{-3}$ s it is 300000:1, which is clearly impractical. It is worth noting that the load cell output is oscillatory with low frequency (less than 30 Hz), therefore $T = 10^{-2}$ s is a reasonable choice. Using the values in the modified transfer function, (11), in (6)–(10) gives the parameters of the compensation filter shown in Table 1.

Load cell response correction for different values of the measurand, $m$, requires changing the compensation filter zero positions. As discussed earlier in this Section, this can be achieved simply by varying the value of the parameter $\delta^a$ of the filter. To find how $\delta^a$ is related to $m$, using (6)–(10), the parameters of the filter are calculated for different values of $m$ from 0.1 kg to 1 kg. It is seen that the parameters $\delta^a$ and $\delta^b$ have the same values as in Table 1, but the value of $\delta^a$ differs for each $m$, as shown in Table 2.

It is possible to express the table values as a linear relationship between $\delta^a$ and $m$

$$\delta^a = 1.4816m + 0.074 \quad (12)$$

To ensure the correct operation of the transistors in the filter circuit, it is assumed that a load cell measurand of 1 kg corresponds to 10 mA output current. Therefore, with reference to Fig. 6 and using (12), to have an adaptive compensation filter, a current multiplier block with the following relationship between its input and output is required

$$I_{io} = \delta^a \cdot I_{in} = (0.14816I_o + 0.074) \cdot I_{in} \quad (13)$$

where $I_o$ is input to the filter (output of the sensor), $I_{io}$ is output of the filter and $I_{io}$ is the current required for the second integrator in the filter (Fig. 7). The implementation of (13) with CMOS transistors is discussed next.

### 4.1 Proposed current multiplier for adaptive compensation

One approach to achieve multiplication of two signals $x$ and $y$ is accomplished by evaluating their quadratic terms: $(x + y)^2 - (x - y)^2 = 4xy$. With this base, in [15] a CMOS current gain cell is proposed. The principle of operation of this current gain cell is shown in Fig. 7. It consists of a summer and subtractor (S & S), a linear current to voltage converter, and two matched MOS transistors $M_1$ and $M_2$, which are assumed to be in saturation region and each performs voltage-to-current conversion with a squaring characteristic. $I_1$ is the input current to be amplified and $I_2$ is a current for the gain control. These two currents are applied to the input nodes of S & S. After $i \rightarrow v$ conversion, both voltages, $R(I_1 + I_{2})$ and $R(I_1 - I_{2})$ are applied to $M_1$ and $M_2$ respectively ($R$ is the conversion factor). Applying a square-law characteristic to $M_1$ and $M_2$

$$I_{om} = I_1 - I_R = \beta \frac{1}{2} [R(I_1 + I_{2}) - V_T]^{2} - \beta \frac{1}{2} [R(I_1 - I_{2}) - V_T]^{2}$$

$$= 2\beta R(I_1 - R - V_T)I_1 \quad (14)$$

where $I_{om}$ is the output of the current gain cell and $\beta = \mu C_{os} W / L$, $\mu$ is the mobility of carriers, $C_{os}$ is the gate capacitance per unit area, $V_T$ is the threshold voltage, and $W$ and $L$ are the channel width and length of the devices, respectively.

To evaluate this current gain cell, transistor level simulation was performed using Cadence with 0.35 μm BSIM3v3 CMOS foundry models. The following linear relationship of the cell input-output was obtained empirically

$$I_{om} = 0.087(I_1 + 33)(I_c + 0.263)$$

for: \(8 < I_1 < 55 \mu A\) and \(0.2 < I_c < 8 \mu A\) \quad (15)

Out of the above ranges for $I_1$ and $I_c$ there is a nonlinear input-output relationship because some of the transistors in the S & S are leaving their saturation region. Whereas, for

### Table 1: Compensation filter parameters, $T = 10^{-2}$ s

<table>
<thead>
<tr>
<th>$x_1$</th>
<th>$x_2$</th>
<th>$x_3$</th>
<th>$x_4$</th>
<th>$x_5$</th>
<th>$x_6$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0.4</td>
<td>1.4</td>
<td>0.0519</td>
<td>1.556</td>
</tr>
</tbody>
</table>

### Table 2: Filter parameter $a6$ for different values of measurand

<table>
<thead>
<tr>
<th>$m$ (kg)</th>
<th>0.1</th>
<th>0.2</th>
<th>0.3</th>
<th>0.4</th>
<th>0.5</th>
<th>0.6</th>
<th>0.7</th>
<th>0.8</th>
<th>0.9</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\delta^a$</td>
<td>0.222</td>
<td>0.37</td>
<td>0.519</td>
<td>0.667</td>
<td>0.815</td>
<td>0.916</td>
<td>1.111</td>
<td>1.259</td>
<td>1.407</td>
<td>1.556</td>
</tr>
</tbody>
</table>

---

**IEE Proc.-Circuits Devices Syst., Vol. 152, No. 6, December 2005**
the adaptive compensation filter, a current multiplier with the following features is needed:

1. Input-output relationship of (13)
2. If we consider that the compensation filter operates for $0 < m < 1$ kg, then the range of multiplier input currents should be $0 < I_m < 20 \mu A$ and $0 < I_e < 10 \mu A$. It should be noted that $10 \mu A$ corresponds to $m = 1$ kg and since the load cell output ($I_m$) is oscillatory, with the steady-state value of $10 \mu A$, its peak could be as much as $20 \mu A$.

To achieve these two features, the block diagram depicted in Fig. 8 is proposed, which contains current mirrors ($b_1$, $b_7$ and $b_8$), constant current sources ($I_{01}$, $I_{0c}$ and $I_{0e}$) and a dependent current source ($b_1I_m$). The aim of $b_1$ and constant current sources $I_{01}$ and $I_{0e}$ are to bring the range of the multiplier input currents to the operating range of the current gain cell. The following equations can be obtained from Fig. 8

$$I_1 = b_1I_m + I_{01} \quad (16)$$

$$I_c = b_7I_o + I_{0c} \quad (17)$$

$$I_{s6} = b_8I_{om} - I_{00} - b_{11}I_o \quad (18)$$

Fig. 8 Proposed multiplier block diagram to achieve adaptive compensation

Combining (16), (17), (18) and (15) yeilds

$$I_{s6} = 0.087b_8b_1b_7I_m + 0.087b_8b_1(I_{0e} + 0.263)I_m + [0.087b_8b_c(I_{01} + 33) - b_{11}]I_0 + 0.087b_8(I_{01} + 33)(I_o + 0.263) - I_{00} \quad (19)$$

Equation (19) should be made equivalent to (13), which gives the appropriate values for $b_1$, $b_7$, $b_{11}$ and $I_{00}$. This is achieved by making the coefficients of $I_{01}$ and $I_{0e}$ in (19) equal to the coefficients of $I_m$ and $I_c$ in (13), respectively and making the third and fourth terms of (19) equal to zero, because there is no constant term and a term proportional to $I_o$ in (13). The CMOS realisation of the block diagram of Fig. 8 is shown in Fig. 9. The size of squaring characteristic transistors, $M_1$ and $M_2$ are equal and it is $V_{biasP} = 100\mu V$ and $V_{biasN} = 90\mu V$ of transistors in $i \rightarrow v$ converters are $3\mu m$. The other part of the circuit, including S & S, are composed of current mirrors. The structure of the current mirrors and the size of their transistors are designed such that to be compatible with the the compensation filter, which is explained in the next Section. With this circuit, it is possible to realise (13) for $0 < I_m < 20 \mu A$ and $0 < I_e < 10 \mu A$.

### 4.2 CMOS adaptive compensation filter

The biquadratic filter of Fig. 5 contains bias current sources and switch symbols, which need to be replaced by transistor designs to allow CMOS implementation of the circuit. Furthermore, the biquad has memory cells and current mirrors as outlined in Section 3. Current mirrors and memory cells affect the performance of switched-current circuits and numerous designs have been proposed to have improved cells [14]. In this work, to improve transmission errors, owing to the finite input conductance and nonzero output conductance of transistors, high compliance cascode memory cell and current mirror have been used. The bias currents for the memory cells and NMOS mirrors are chosen to be $J = 100 \mu A$, which are provided by PMOS
mirrors of the same type and bias voltages \( V_{\text{biasP}} \), \( V_{\text{biasCP}} \) and \( V_{\text{biasCN}} \) can be produced by a separate bias generation circuit once and distributed to all the current mirrors in the design [16]. Different bias currents in all the current mirrors can be altered easily by scaling all transistor widths. In addition, the circuit needs to be preceded by a sample-and-hold with multiple scaled output currents, which provide the parameters \( a_1 \), \( a_5 \) and the input of the current multiplier. All the filter switches are implemented by NMOS transistors.

The complete adaptive compensation filter is shown in Fig. 10, in which the box marked ‘X’ denotes the proposed multiplier circuit of Fig. 9 needed to achieve adaptive operation. As can be seen, the adaptive compensation filter consists entirely of transistors without using capacitors and resistors, which retains the important advantage of being compatible with digital CMOS process.

The combination of relatively large size memory transistor and minimum geometry switch transistor is chosen primarily to keep the effect of charge injection errors at a reasonable level. However, the use of a reasonably large memory transistor also has other performance benefits, such as lower output conductance, better matching and improved current mirror resolution, which need to be balance against the speed advantage of small devices. Hence, the aspect ratio of the memory transistors is considered to be \( \frac{W}{L} = \frac{30 \mu m}{3 \mu m} \) and for the NMOS \( \frac{W}{L} = \frac{2 \mu m}{0.35 \mu m} \).

5 Test and results

To test the compensation filter, the output signal of the load cell is needed. In [4], we developed computer models for the load cell and the adaptive compensation filter and they have been implemented in PSpice, and also validated by practical discrete circuit [5]. However, for CMOS transistor level simulation with Cadence, a VerilogA behavioural modelling facility has been used, which can produce load cell oscillatory current. A step excitation current is applied to the load cell model (Fig. 11) whose output has been applied to the compensation filter and according to the amplitude of excitation current, the value of the \((m + m_0)\) has been changed in the VerilogA model.

The circuit in Fig. 10, including the multiplier circuit of Fig. 9, was simulated using Cadence with 0.35\( \mu m \) 3.3V BSim3v3 CMOS foundry models. Figure 12 shows the load cell output and the compensation filter output for \( m = 0.1 \) kg, which corresponds to 1 \( \mu A \) excitation current. To illustrate the capability of the filter in tracking changes

\[
G(s) = \frac{2700}{(m + m_0)s^2 + 3.5s + 2700}
\]

VerilogA load cell model

The input and output of the adaptive compensation filter for \( m = 0.1 \) kg and \( m = 0.3 \) kg are shown in Figs. 12 and 13, respectively.
Therefore compatible with digital CMOS processing, which employs only transistors without using passive elements and current techniques. The proposed analogue adaptive filter response compensation of dynamic sensors using switched-

This paper has shown that it is possible to perform effective response compensation of dynamic sensors using switched-current techniques. The proposed analogue adaptive filter employs only transistors without using passive elements and therefore compatible with digital CMOS processing, which makes it suitable for system-on-chip applications. This has been demonstrated with a reference to a load cell sensor. It has been shown that the integrator-based biquadratic filter provides an accurate and flexible compensation filter model, since it needs only one filter parameter to track variations in the load cell measurement. Adaptive response correction is achieved by developing a new CMOS current multiplier circuit. Transistor-level simulations of the adaptive compensation filter, with realistic Spice transistor models, confirm the effectiveness of the proposed technique.

6 Concluding remarks

This paper has shown that it is possible to perform effective response compensation of dynamic sensors using switched-current techniques. The proposed analogue adaptive filter employs only transistors without using passive elements and therefore compatible with digital CMOS processing, which makes it suitable for system-on-chip applications. This has been demonstrated with a reference to a load cell sensor. It has been shown that the integrator-based biquadratic filter provides an accurate and flexible compensation filter model, since it needs only one filter parameter to track variations in the load cell measurement. Adaptive response correction is achieved by developing a new CMOS current multiplier circuit. Transistor-level simulations of the adaptive compensation filter, with realistic Spice transistor models, confirm the effectiveness of the proposed technique.

7 References