Ravel-XL: a hardware accelerator for assigned-delay compiled-code logic gate simulation


Riepe, M. A., Marques-Silva, J. P., Sakallah, K. A. and Brown, R. B. (1996) Ravel-XL: a hardware accelerator for assigned-delay compiled-code logic gate simulation IEEE Transactions on VLSI Systems, 4, (1), pp. 113-129.

Download

[img] PDF jpms-tvlsi96.pdf - Other
Available under License Other.

Download (2MB)
Item Type: Article
Organisations: Electronics & Computer Science
ePrint ID: 262044
Date :
Date Event
March 1996Published
Date Deposited: 02 Mar 2006
Last Modified: 17 Apr 2017 21:48
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/262044

Actions (login required)

View Item View Item