Enhancing Delay Fault Coverage through Low Power Segmented Scan

(2006) Enhancing Delay Fault Coverage through Low Power Segmented Scan 11th IEEE European Test Symposium, Southampton, UK, 21-24 May 2006

WarningThere is a more recent version of this item available.


[img] Microsoft Word UNSPECIFIED
Download (658kB)
[img] Indexer Terms UNSPECIFIED
Download (5kB)


Reducing power dissipation during test has been an active area of academic and industrial research for the last few years and numerous low power DFT techniques and test generation procedures have been proposed. Segmented scan [17-20] has been shown to be an effective technique in addressing test power issues in industrial designs [18]. To achieve higher shipped product quality, tests for delay faults are becoming essential components of manufacturing test. This paper demonstrates, for the first time, that segmented scan facilitates increased delay fault coverage without degrading the reduction of the switching activity obtained by segmented scan. The increased transition delay fault coverage is achieved through careful selection of the capture cycle application. Experimental results on larger ISCAS-89 benchmarks show that using three segments, on average, fault coverage using launch off capture can be increased by about 5.4% while simultaneously reducing the peak switching activity caused by capture cycles by over 30%.

Item Type: Article
Keywords: Low power test, DFT, delay test
ePrint ID: 262097
Date Deposited: 21 Mar 2006
Last Modified: 31 Mar 2016 14:04
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/262097

Available Versions of this Item

Actions (login required)

View Item View Item