The University of Southampton
University of Southampton Institutional Repository

On the hardware reduction of z-datapath of vectoring CORDIC

On the hardware reduction of z-datapath of vectoring CORDIC
On the hardware reduction of z-datapath of vectoring CORDIC
In this article we present a novel design of a hardware optimal vectoring CORDIC processor. We present a mathematical theory to show that using bipolar binary notation it is possible to eliminate all the arithmetic computations required along the z-datapath. Using this technique it is possible to achieve three and 1.5 times reduction in the number of registers and adder respectively compared to conventional CORDIC. Following this, a 16-bit vectoring CORDIC is designed for the application in Synchronizer for IEEE 802.11a standard. The total area and dynamic power consumption of the processor is 0.14 mm2 and 700?W respectively when synthesized in 0.18?m CMOS library which shows its effectiveness as a low-area low-power processor.
CORDIC, low power, WLAN
Stapenhurst, Robert
0cdb00c0-eb3b-4650-84aa-b28cb4099368
Maharatna, Koushik
93bef0a2-e011-4622-8c56-5447da4cd5dd
Matthew, Jimson
d53100a7-bf8f-438c-86b7-c84191d92b98
Nunez-Yanez, Jose
f0dfa940-b49d-4803-8c95-c706c0129e25
Pradhan, Dhiraj
573cea2b-78a6-45ca-8f3c-65804e909e3a
Stapenhurst, Robert
0cdb00c0-eb3b-4650-84aa-b28cb4099368
Maharatna, Koushik
93bef0a2-e011-4622-8c56-5447da4cd5dd
Matthew, Jimson
d53100a7-bf8f-438c-86b7-c84191d92b98
Nunez-Yanez, Jose
f0dfa940-b49d-4803-8c95-c706c0129e25
Pradhan, Dhiraj
573cea2b-78a6-45ca-8f3c-65804e909e3a

Stapenhurst, Robert, Maharatna, Koushik, Matthew, Jimson, Nunez-Yanez, Jose and Pradhan, Dhiraj (2007) On the hardware reduction of z-datapath of vectoring CORDIC. IEEE International Sympsium on Circuits and Systems (ISCAS) 2007.

Record type: Conference or Workshop Item (Other)

Abstract

In this article we present a novel design of a hardware optimal vectoring CORDIC processor. We present a mathematical theory to show that using bipolar binary notation it is possible to eliminate all the arithmetic computations required along the z-datapath. Using this technique it is possible to achieve three and 1.5 times reduction in the number of registers and adder respectively compared to conventional CORDIC. Following this, a 16-bit vectoring CORDIC is designed for the application in Synchronizer for IEEE 802.11a standard. The total area and dynamic power consumption of the processor is 0.14 mm2 and 700?W respectively when synthesized in 0.18?m CMOS library which shows its effectiveness as a low-area low-power processor.

Text
iscas_cordic07_final.pdf - Other
Download (387kB)

More information

Published date: 2007
Venue - Dates: IEEE International Sympsium on Circuits and Systems (ISCAS) 2007, 2007-01-01
Keywords: CORDIC, low power, WLAN
Organisations: Electronic & Software Systems

Identifiers

Local EPrints ID: 263528
URI: https://eprints.soton.ac.uk/id/eprint/263528
PURE UUID: e27f1f94-8eb3-4feb-8a83-9de76893f9df

Catalogue record

Date deposited: 19 Feb 2007
Last modified: 19 Jul 2019 22:28

Export record

Contributors

Author: Robert Stapenhurst
Author: Jimson Matthew
Author: Jose Nunez-Yanez
Author: Dhiraj Pradhan

University divisions

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of https://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×