The University of Southampton
University of Southampton Institutional Repository

A 16-bit CORDIC rotator for high-performance wireless LAN

A 16-bit CORDIC rotator for high-performance wireless LAN
A 16-bit CORDIC rotator for high-performance wireless LAN
In this paper we propose a novel 16-bit low power CORDIC rotator that is used for high-speed wireless LAN. The algorithm converges to the final target angle by adaptively selecting appropriate iteration steps while keeping the scale factor virtually constant. The VLSI architecture of the proposed design eliminates the entire arithmetic hardware in the angle approximation datapath and reduces the number of iterations by 50% on an average. The cell area of the processor is 0.7 mm2 and it dissipates 7 mW power at 20 MHz frequency.
CORDIC, NCO, Synchronization, low power, WLAN
Maharatna, Koushik
93bef0a2-e011-4622-8c56-5447da4cd5dd
Troya, Alfonso
ee29f224-5c44-4219-a287-c6f21b1438a7
Banerjee, Swapna
0e62324f-d76b-4242-9044-380e4a865adb
Grass, Eckhard
8936f993-c0cc-4507-af71-07e97d3cf9d1
Krstic, Milos
bd460841-d42a-4a4b-b440-096f2a09f236
Maharatna, Koushik
93bef0a2-e011-4622-8c56-5447da4cd5dd
Troya, Alfonso
ee29f224-5c44-4219-a287-c6f21b1438a7
Banerjee, Swapna
0e62324f-d76b-4242-9044-380e4a865adb
Grass, Eckhard
8936f993-c0cc-4507-af71-07e97d3cf9d1
Krstic, Milos
bd460841-d42a-4a4b-b440-096f2a09f236

Maharatna, Koushik, Troya, Alfonso, Banerjee, Swapna, Grass, Eckhard and Krstic, Milos (2004) A 16-bit CORDIC rotator for high-performance wireless LAN. IEEE Personal Indoor and Mobile Radio Communication (PIMRC) 2004, Spain.

Record type: Conference or Workshop Item (Paper)

Abstract

In this paper we propose a novel 16-bit low power CORDIC rotator that is used for high-speed wireless LAN. The algorithm converges to the final target angle by adaptively selecting appropriate iteration steps while keeping the scale factor virtually constant. The VLSI architecture of the proposed design eliminates the entire arithmetic hardware in the angle approximation datapath and reduces the number of iterations by 50% on an average. The cell area of the processor is 0.7 mm2 and it dissipates 7 mW power at 20 MHz frequency.

PDF
pimrc_cord.pdf - Other
Download (364kB)

More information

Published date: 2004
Venue - Dates: IEEE Personal Indoor and Mobile Radio Communication (PIMRC) 2004, Spain, 2004-01-01
Keywords: CORDIC, NCO, Synchronization, low power, WLAN
Organisations: Electronic & Software Systems

Identifiers

Local EPrints ID: 263541
URI: https://eprints.soton.ac.uk/id/eprint/263541
PURE UUID: d214de4d-a82b-4488-8e38-01033c028b55

Catalogue record

Date deposited: 19 Feb 2007
Last modified: 18 Jul 2017 07:44

Export record

Contributors

Author: Alfonso Troya
Author: Swapna Banerjee
Author: Eckhard Grass
Author: Milos Krstic

University divisions

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of https://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×