A novel 64-point FFT/IFFT processor for IEEE 802.11(a) standard


Maharatna, Koushik, Grass, Eckhard and Jagdhold, Ulrich (2003) A novel 64-point FFT/IFFT processor for IEEE 802.11(a) standard At IEEE International Conference in Acoustic, Speech and Signal Processing (ICASSP) 2003. , pp. 321-324.

Download

[img] PDF turbo_icassp03.pdf - Other
Download (110kB)

Description/Abstract

A novel 64-point FFT/IFFT processor is presented in this article, named TURBO64, developed primarily for the application for the IEEE 802.11(a) standard. The processor does not use any digital multiplier or RAM. It has been fabricated and tested successfully. Its core area is 6.8 mm2 and the average power consumption is 41 mW at 1.8 V @ 20 MHz frequency. Compared to some other existing IP cores and ASIC chips TURBO64 needs a smaller number of clock cycles and consumes less power.

Item Type: Conference or Workshop Item (Paper)
Venue - Dates: IEEE International Conference in Acoustic, Speech and Signal Processing (ICASSP) 2003, 2003-01-01
Keywords: FFT, low power, WLAN
Organisations: Electronic & Software Systems
ePrint ID: 263551
Date :
Date Event
2003Published
Date Deposited: 19 Feb 2007
Last Modified: 17 Apr 2017 19:51
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/263551

Actions (login required)

View Item View Item