Silicon spin diffusion transistor: materials, physics and device characteristics

C.L. Dennis, C.V. Tiusan, J.F. Gregg, G.J. Ensell and S.M. Thompson

Abstract: The realisation that everyday electronics has ignored the spin of the carrier in favour of its charge is the foundation of the field of spintronics. Starting with simple two-terminal devices based on giant magnetoresistance and tunnel magnetoresistance, the technology has advanced to consider three-terminal devices that aim to combine spin sensitivity with a high current gain and a large current output. These devices require both efficient spin injection and semiconductor fabrication. In the paper, a discussion is presented of the design, operation and characteristics of the only spin transistor that has yielded a current gain greater than one in combination with reasonable output currents.

1 Introduction

Everyday electronic devices manipulate carriers solely based on their charge, either positive or negative. Their operation ignores the fact that those carriers also have a spin, either spin up or spin down. Spintronics aims to remedy this deficiency by manipulating the spin as well as the charge of the carrier in nanoscale devices. Spintronics goes beyond the simple use of magnetic fields to alter the movement of charge, as in the Hall effect. Instead, spintronics determines and/or senses the spin orientation of the carriers by incorporating magnetic materials into conventional devices. Spins injected into a material are polarised either optically or by passing through a magnetic material, which polarises the carriers parallel (or antiparallel depending on the material) to the direction of magnetisation. The difference in behaviour of carriers of different spin types only becomes apparent when they travel through a magnetic material. For example, when spin-up electrons are injected into a magnetic material with the net magnetisation pointing in the same direction, these spins pass through relatively unscathed. However, spin-down electrons are heavily scattered. This leads to different conductivities (resistivities) for the different spin types. It is upon this principle that most of the suggested devices are based.

This field has expanded rapidly in recent years. It was only a few years from the discovery of giant magnetoresistance (GMR) [1] to the first commercial production of a GMR-based read head for a disk drive (by IBM in 1997). Recent research has focused on expanding the scope of spintronics from two-terminal to three-terminal devices. This has led to the development of a number of different three-terminal designs [2–9] (which will be briefly discussed in Section 2) that aim to exploit the spin-dependent scattering of charge carriers to yield a device with high current gain and high magnetic sensitivity. This paper will focus on the silicon-based spin diffusion transistor, the only spin transistor which yields a current gain greater than one. The discussion will begin with the fabrication, followed by the experimental results. It will conclude with a discussion of how the fabrication and materials affect the output characteristics.

2 General operating principles of spin transistors

2.1 Johnson transistor

The first spin transistor was the Johnson bipolar transistor [2], which added a third terminal connection to the nonmagnetic spacer layer in a CPP-GMR trilayer (see Fig. 1). Bipolar has double meaning: positive and negative charge carriers, up- and down-spin carriers, and output which is either a positive or negative current/voltage. This spin transistor device requires that the thickness of the layers be comparable to or smaller than the spin diffusion length of the material.

![Fig. 1 Schematic of the Johnson bipolar transistor](image-url)
As the electrical characteristics of this purely ohmic device are magnetically tunable, it can potentially be used as a field sensor or as nonvolatile magnetic random access memory. However, owing to its all-metal construction, its operation yields only small voltage output changes and no power or current gain (power gain may be possible in 5-terminal (as opposed to a 3-terminal) architecture). If such a device could generate a current gain, it could potentially be used to make logic devices [10].

2.2 Monsma transistor

The next step was to try and incorporate semiconductors with magnetism to further expand the field of spintronics by generating novel functionality. The Monsma transistor [3], produced at the University of Twente, was the first hybrid spintronic device (see Fig. 2). (The Mizushima MIFS transistor [4] is a second variant on this design, where one of the Schottky barriers is replaced by a tunnel barrier.) First fabricated in 1995, it sandwiched a CPP-GMR multilayer between two semiconductors (silicon). Schottky barriers form at the interfaces between the silicon and the metal structure and these absorb the bias voltages applied between pairs of terminals. The collector Schottky barrier is back-biased and the emitter Schottky is forward-biased. This injects (unpolarised) hot electrons from the semiconductor emitter into the metallic base high above its Fermi energy. If the hot electrons travel across the thickness of the base and retain enough energy to surmount the collector Schottky barrier, then they will exit through the collector; otherwise, they will exit via the base.

---

Fig. 2 Schematic of the Monsma transistor (from [3])

---

Fig. 3 Schematic of the magnetic tunnel transistor (from [5])

---

Fig. 4 Schematic of the spin FET (from [7])

---

Fig. 5 Schematic of the magnetic bipolar transistor (from [8])

---

Fig. 6 Band structure of the spin diffusion transistor

---

Fig. 7 Structural schematic diagram of the fabricated spin diffusion transistor with silicon base

The collector-emitter separation is 2.2 µm and the emitter-base separation is 22 µm. Note that the collector and emitter contacts are metal-insulator-semiconductor junctions and the base contact is ohmic (metal-semiconductor junction). All three contacts have a thin film of cobalt, but the base cobalt film is present simply for ease of fabrication.
By varying the magnetic configuration of the base magnetic multilayer, the operator can determine how much energy the hot electrons lose in their passage across the base. If the magnetic layers are antiferromagnetically aligned in the multilayer, then both spin types experience heavy scattering in one of the magnetic layer orientations, so the average energy of both spin types as a function of distance into the base follows an exponential decay curve. On the other hand, if the magnetic multilayer is in an applied field and its layers are all aligned, one spin type gets scattered heavily in every magnetic layer, whereas the other travels through the structure relatively unscathed. It may thus be seen that, for parallel magnetic alignment, spins with higher average energy impinge on the collector barrier and the collected current is correspondingly higher.

However, one limiting factor of this device is that it only used the semiconductor to control the distribution of applied potentials across the device; it is the metallic components that are spin selective. Despite this, the Monsma transistor represents a very important step in the evolution of spintronics. It has electrical characteristics that are magnetically tunable, plus a current gain and magnetic sensitivity that are sufficiently large so that, with help from some conventional electronics, it is a candidate for a practical working device. However, to release the full potential of hybrid spintronics, the devices need to exploit spin-dependent transport in the semiconductor itself.

2.3 Magnetic tunnel transistor (MTT)

The next generation of spin transistor devices modified the Monsma transistor by incorporating the knowledge gained from the theoretical analysis of spin injection. The Schottky barriers were replaced by tunnel barriers to form the magnetic tunnel transistor [5]. This device (shown in Fig. 3) is fabricated by depositing a magnetic tunnel junction on top of a GaAs substrate. The first ferromagnet acts as the emitter, the second ferromagnet as the base, and the semiconductor acts as the collector. The device works by injecting spin-polarised electrons across the tunnel barrier from the first ferromagnet into the second ferromagnet. The voltage applied between the emitter and collector is dropped across the tunnel barrier, thereby controlling the amount of current that reaches the base (the second ferromagnet). If the base is thin enough, then the current reaching the base will travel ballistically across the base and have enough energy to surmount the Schottky barrier between the second ferromagnetic metal and the semiconductor. (The ferromagnet/insulator/ferromagnet/insulator/metal (FIFIM) transistor by Ounadjela and Hehn [6] is a variant on this, where the Schottky barrier is replaced by another tunnel junction.) Any electrons that do not have enough energy will be swept out the base as a base current. The magnetic sensitivity again derives from the differential scattering of hot electrons of different spin types in the second magnetic layer. The sensitivity is dramatically ‘amplified’ by the exponential spin-energy decay; incidentally, this latter feature makes the magnetic trilayer structure on the left of the device a very effective spin polariser. However, it is again the metallic components that determine the magnetic sensitivity.

![Image of magnetic tunnel transistor](image-url)

Fig. 8 Measurement circuit for the collector to base circuit, the collector to emitter circuit, and common-collector configuration

The grey arrows indicate sign conventions for positive current. A black single arrow indicates that the magnetic layer on that contact is fixed, whereas the black double arrows indicate that the magnetisation of that contact is free. The + and – signs indicate the polarity of the applied voltage. Note that the sign conventions are the same regardless of whether the Si base is p-type or n-type.

- Collector to base circuit
- Collector to emitter circuit
- Common-collector configuration

![Image of measurement circuit](image-url)

Fig. 9 Two-terminal characteristics of the p-type transistor

The white dots indicate measured data points (where black dots indicate the region where Fowler–Nordheim tunnelling dominates and blue dots indicate the region where hopping conduction dominates) and the solid red lines are the fits, according to the regime the data is in. The V–I curve for p-type spin transistor (I): collector to base, four regimes and their fits. The V–I curve for p-type spin transistor (II): collector to emitter, four regimes and their fits.
2.4 Spin field-effect transistor (spin-FET)

A fourth transistor was developed in parallel with the previous devices: the experimental realisation of a spin-FET (see Fig. 4) based on the proposal by Datta and Das [7] in 1990. This transistor is a modification of a field-effect transistor (FET), where an applied electric field changes the width of the depletion region and, hence, its electrical resistance. In a spin FET, spin-polarised electrons are injected from a magnetic source into a semiconductor channel. During passage through the channel, these electrons undergo Rashba precession, the frequency of which depends on the gate voltage. Finally, the electrons are analysed by spin selective scattering in the magnetic drain. Hence, the actual electrical characteristics are dependent on, not only the magnetic orientation of the source and drain, but also on the gate voltage. Gardelis and co-workers [11] have made a step towards realising this device, but the gate functionality remains to be demonstrated. It may be noted that the characteristics of the spin FET differ from those of the device in the following subsection in that its $g_m$ may be a periodic function of gate voltage and may change sign on application of a magnetic field.

2.5 Magnetic bipolar transistor (MBT)

This fifth variant, which is analogous to an ordinary bipolar junction transistor (BJT), has been explored theoretically in [8, 9]. Like the spin FET, the magnetic bipolar transistor (see Fig. 5) has not yet been realised experimentally, although a prototype has been fabricated [12]. Like the BJT, this device consists of two p–n (n–p) junctions connected in series and operates in a similar manner. The active (current amplification) region occurs under the same conditions for both devices: the emitter-base junction is forward-biased and the base-collector junction is reverse-biased. However, in the MBT, the emitter and collector are nonmagnetic, but the base is magnetic, creating spin-split conduction bands (see Fig. 5). It may also have a spin-polarised injector. As the conduction band in the base has a spin splitting $2q_z$, the electrons that flow from emitter to base are spin polarised. As such, the emitter efficiency is dependent on the number of electrons available to flow into the base. Hence, the current amplification $\beta = \Delta I_C/\Delta I_B$ can be controlled, not only by the spin polarisation in the base, but also by the nonequilibrium spin in the emitter. This additional dependence of $\beta$ in an MBT is called [9] magnetoamplification.
common-collector configuration and zero applied field current gain of less than 10 of unity (against other spin transistors which have a design capable of current gains equal to or in excess of unity in the semiconductor itself. Secondly, it is the only spin transistor of the device depends on spin transport within the semiconductor. For p-type and n-type spin diffusion transistors in zero applied magnetic field. The step size of $I_B$ is 0.2 $\mu$A with the starting and ending currents as indicated in the boxes. The current gain is determined by calculating the change in collector current for change in base current and was done between adjacent pairs of base currents (as shown in the legend) at all voltages. For p-type and n-type spin diffusion transistors in zero applied magnetic field. The step size of $I_B$ is 0.2 $\mu$A with the starting and ending currents as indicated in the boxes. The current gain is determined by calculating the change in collector current for change in base current and was done between adjacent pairs of base currents (as shown in the legend) at all voltages. The basic operation of this device is similar to a bipolar junction transistor (although it is most closely related to the classical tunnel transistor [14, 15]). This spin diffusion transistor injects a spin-polarised current from the emitter into the electric-field-screened base region. The current which diffuses across the base is driven primarily by a carrier concentration gradient, which forces the carriers injected by the emitter to wander towards the base along the top of an extended energy barrier, at the bottom of which lies the collector. This energy barrier is also spin-selective (according to the magnetic orientation of the collector) and determines if these polarised carriers are allowed to fall into the collector or not. Thus, we have a device with a respectable current gain from which power gain may be derived, but whose characteristics may be switched by manipulating the spin selectivity of the energy barrier via an externally applied magnetic field. In this particular device (see Fig. 6), tunnel barriers may be switched by manipulating the spin selectivity of the energy barrier via an externally applied magnetic field. In this particular device (see Fig. 6), tunnel barriers are used to provide the electric-field shielding of the semiconductor base. However, as outlined in [16], a wide variety of designs are possible in principle, including variants that use p-n junctions, Schottky barriers or spin tunnel junctions.

3 General operating principles of spin diffusion transistor

In the preceding Section, we summarised the state of the art in three-terminal spintronics. These devices comprised both all-metal and hybrid metal-semiconductor transistors. The fabricated devices all have a common feature, namely that the spin selectivity/spin transport is limited to the metallic components of the device. In this paper, we discuss a different design, which is distinguished by two main features. First, the semiconductor does more than simply control the distribution of applied voltages; the operation of the device depends on spin transport within the semiconductor itself. Secondly, it is the only spin transistor design capable of current gains equal to or in excess of unity (against other spin transistors which have a current gain of less than $10^{-3}$). Reference [13] illustrates why this low current gain is the main sticking point for industrial applications, as well as some of their other limitations. In the remainder of the paper, we discuss the fabrication and characterisation of this new spin diffusion transistor.

The basic operation of this device is similar to a bipolar junction transistor (although it is most closely related to the classical tunnel transistor [14, 15]). This spin diffusion transistor injects a spin-polarised current from the emitter into the electric-field-screened base region. The current which diffuses across the base is driven primarily by a carrier concentration gradient, which forces the carriers injected by the emitter to wander towards the base along the top of an extended energy barrier, at the bottom of which lies the collector. This energy barrier is also spin-selective (according to the magnetic orientation of the collector) and determines if these polarised carriers are allowed to fall into the collector or not. Thus, we have a device with a respectable current gain from which power gain may be derived, but whose characteristics may be switched by manipulating the spin selectivity of the energy barrier via an externally applied magnetic field. In this particular device (see Fig. 6), tunnel barriers are used to provide the electric-field shielding of the semiconductor base. However, as outlined in [16], a wide variety of designs are possible in principle, including variants that use p-n junctions, Schottky barriers or spin tunnel junctions.

![Fig. 12](image_url) $I_E-V_{EC}$ characteristics of spin diffusion transistors in common-collector configuration and zero applied field Load resistor $R_L = 9.985 \Omega$. The step size of $I_B$ is 0.2 $\mu$A with the starting and ending currents as indicated in the boxes.

(a) Common collector configuration of p-type Southampton spin transistor (II-6), $H = 0$ Oc, $R_L = 9.985 \Omega$.

(b) Common collector configuration of n-type Southampton spin transistor (II-6), $H = 0$ Oc, $R_L = 9.985 \Omega$.

![Fig. 13](image_url) Calculated current gain at zero field as a function of emitter-collector voltage For p-type and n-type spin diffusion transistors in zero applied magnetic field. The step size of $I_B$ is 0.2 $\mu$A with the starting and ending currents as indicated in the boxes. The current gain is determined by calculating the change in collector current for change in base current and was done between adjacent pairs of base currents (as shown in the legend) at all voltages.

(a) Collector current gain of p-type Southampton spin transistor (II-6) in common collector configuration: $H = 0$ Oc, $R_L = 9.976 \Omega$.

(b) Collector current gain of n-type Southampton spin transistor (II-6) in common collector configuration: $H = 0$ Oc, $R_L = 9.976 \Omega$.
sensitivity should be observed in the hopping conduction because the time it takes to hop from one state to the next can cause conduction to destroy the spinpolarisation of carriers (as previously reported experimentally [22]).

4 First generation of spin diffusion transistors

4.1 Processing

The samples were fabricated using standard photolithography on n- and p-type silicon-on-insulator (SOI) wafers with a measured resistivity of 2–1000 $\Omega$·cm. The details of the process are specified in [17, 18], so only the relevant aspects are provided here. The base contacts were heavily doped to form ohmic contacts. Tunnel barriers of Si3N4 were deposited on the collector and emitter contacts by low-pressure epitaxy. Then, all three contacts had 30 nm of Co and 1 μm of Al (for the electrical contacts) deposited by sputtering. The resulting structure is shown in Fig. 7.

4.2 Electrical characteristics in zero applied magnetic field

This device has been examined in detail in [17, 18], the main points are only summarised here for comparison with the second generation.

4.2.1 Two-terminal I–V characteristics: The I–V characteristics of the collector-to-emitter (CE) circuit and the collector-to-base (CB) circuit were performed at room temperature in the circuit configurations shown in Figs. 8a and b. Typical results are shown in Figs. 9 and 10, and differ slightly between the two types of transistors, although the overall form is the same in both. As shown previously [17, 18], these tunnel barriers conduct at low voltages (≤ −0.5 V) by Mott’s variable range hopping conduction [19, 20], and at higher voltages (> −0.5 V) by Fowler–Nordheim tunnelling [21]. The existence of two different conduction methods is significant, because it has been well-established experimentally [22] that hopping conduction destroys the spin polarisation of carriers (as the time it takes to hop from one state to the next can exceed the spin lifetime of the carrier). Hence, no magnetic sensitivity should be observed in the hopping conduction regime.

4.2.2 Three-terminal I–V characteristics: When connected in common collector configuration (see Fig. 8c), the transistor exhibits similar characteristics (see Figs. 11, 12) to that of a conventional bipolar transistor: a dependence on both the base current and the emitter-collector voltage. However, the difference in the I–V characteristics between the n- and p-type transistors can be explained by either different doping in the silicon resulting in different minority carriers traversing the base or electron domination of the tunnelling process (due to the difference in effective masses for electrons and holes), causing one device to be a majority carrier device and the other to be a minority carrier device.

The emitter current as a function of base current and emitter-collector voltage is as high as −1.56 $\mu$A (−3.09 $\mu$A) for p-type (n-type) spin diffusion transistor, which occurs at $V_{EC} = −1$ V and $I_B = −1.0$ $\mu$A. Not only is this a higher output current than in the metal-based devices (by 3 orders of magnitude), but it also occurs at a lower voltage. At a slightly higher base current of −0.6 $\mu$A (see Fig. 13), the current gain (β) is 1.03 $±$ 0.03 (0.96 $±$ 0.03) for p-type (n-type). At a base current of −0.8 $\mu$A, the current gain (β) is 1.06 $±$ 0.05 for the p-type transistor. Furthermore, the
weak p–n junction in the silicon base. This inhomogeneity which indicate a nonuniform doping profile as well as a dependence of the base minority carrier density. This is not have a uniform field in the base, resulting in a position barrier, and continuing to the second barrier. In an ideal bipolar (tunnel) transistor, these minority carriers would be dropped over the depletion region of the p–n junctions (the tunnel barriers). However, this device does not have a uniform field in the base, resulting in a position dependence of the base minority carrier density. This is supported by the spreading resistance data (see Fig. 14), which indicate a nonuniform doping profile as well as a weak p–n junction in the silicon base. This inhomogeneity manifests itself as a parasitic resistance of 200 kΩ (980 kΩ) for the p-type (n-type) transistor. The presence of this parasitic base resistance limits the total output current and the current gain; in particular, the tunnel barrier ceases to dominate the output current at ~0.4 V (~0 V). This corresponds with the IV characteristics, which are a straight line above 0.4 V (~0 V) for the p-type (n-type) device, as well as with the location of the decrease in the current gain.

4.3 Electrical characteristics in an applied magnetic field

The magnetic response of the Co layers in the spin diffusion transistors was measured using a vibrating sample magnetometer (VSM). These hysteresis loops (see Fig. 15) indicate that differential switching is occurring in the devices, where the collector contact switches at the lower field of ~30 Oe, and the emitter and base switch at the higher field of ~115 Oe. Application of a magnetic field is expected to affect the I–V characteristics in two ways. First, the magnetisation of the emitter and collector Co contacts can be differentially manipulated, thereby introducing a spin-selective tunnelling magnetoresistance (TMR) effect that modulates the collector current. Secondly, the applied magnetic field decreases the mean free path in the silicon base via Lorentz magnetoresistance [23] (LMR) thereby...
also affecting the collector current. Both of these are observed in these devices.

4.3.1 Two-terminal magnetic I–V characteristics: The two-terminal measurements of Section 4.2.1 were repeated with a magnetic field applied in the plane of the transistor (perpendicular to the current). There are three important results (see Figs. 16-20) in these measurements. First, the I–V characteristics are a function of applied magnetic field. Secondly, no magnetic sensitivity is observed for voltages below the onset of Fowler–Nordheim tunneling. This concurs with the claim that hopping conduction is occurring at low voltages. Thirdly, most of the ‘activity’ (shown in the inset of Figs. 16-20 as the ripples or deviations from a straight line) in the electrical characteristics occurs around the magnetic transition region, between $-90$ and $-115$ Oe. This suggests that the deviations may be due to magnetic domain formation and/or motion in the Co layers changing the magnetic state seen by different regions of the tunnel barrier.

4.3.2 Three-terminal magnetic I–V characteristics: The transistor was again operated in common-collector mode with the magnetic field applied in the plane of the transistor (perpendicular to the current). The results in Figs. 21–23 are typical and plot the emitter current as a function of applied emitter-collector voltage and magnetic field at $I_B = -0.6 \mu A$. These results show a variation in the emitter current as a function of magnetic field, indicating that the transistor behaves as a magnetically tunable device with a field-dependent gain. The maximum variation of the average current gain (where $\beta$ was averaged for all $V_{EC} > 0.4 V$ and for each base current), relative to the current gain at $H = 0$ Oe, was $-11 \pm 3\% (-15 \pm 2\%)$ for p-type (n-type) which occurred at $75$ Oe ($110$ Oe) and $I_B = -0.6 \mu A$. On examination of the expanded graphs (see Fig. 24) for both n- and p-type at positive $V_{EC}$, it is clear that, when the magnetic moments of the emitter and collector Co layers are parallel, the emitter current is larger than in the antiparallel configuration. (From Fig. 21 it would appear that this magnetic sensitivity occurs in the region where the current gain is small. However, the current gain refers to $I_C$, the collector current and the magnetic sensitivity plotted in Fig. 18 refers to $I_E$ the emitter current. Due to BJT definitions of positive current, one is turned ‘on’ in $+V_{EC}$ and the other is turned ‘on’ in $-V_{EC}$. Therefore, the region of large current gain is the same as the region of large magnetic sensitivity. The emitter current is plotted to show spin injection since the electrons actually flow from the collector to emitter. The same effect is apparent in the collector current due to conservation of charge.)

A detailed analysis of the origins of the magnetic sensitivity is explained in [17, 23], including other possibilities besides spin injection (or TMR) such as LMR, anisotropic magnetoresistance (AMR) and fringing fields from the magnetic elements. LMR is definitely measured, while AMR is eliminated, due to the size of the effect, and
the Hall Effect from fringe fields is eliminated by symmetry considerations. In particular, the percentage change as a function of field from LMR is 4% of the overall resistance at [200] Oe. This is a change of ~40 kΩ, which originates in part from the parasitic resistance of 200 kΩ (980 kΩ) for the p-type (n-type) device.

Assuming the existence of spin injection into Si (as presented in [24]), the spin polarisation can be estimated from Julliere’s model [25] for spin tunnelling to be 2.5 ± 0.5% for the p-type and 10 ± 1% for the n-type (see Fig. 25). This value for the spin polarisation is significantly lower than the theoretical value of 38%, as well as being lower than typical values in the literature. This is to be expected as hopping conduction, though no longer dominant, is still active at high tunnel barrier bias and it destroys part of the injected spin polarisation.

5 Second generation of spin diffusion transistors

5.1 Processing

These samples were identical to the previous generation of devices except in the materials sputtered onto the Si. Tunnelling barriers of Al₂O₃ (1.5 nm) were deposited on the back of the wafer and tunnelling barriers of Al₂O₃ (1.0 nm) were deposited on the front of the wafer by sputtering of Al followed by plasma oxidation. Co (3 nm)/Fe (6 nm)/Cu (5 nm)/Cr (3 nm) were deposited on the emitter and base contacts, while CoFe (3-6 nm)/Cu (5 nm)/Cr (3 nm) were deposited on the collector. The resulting structure is shown in Fig. 26 and an actual device is shown in Fig. 27.

5.2 Electrical characteristics in zero applied field

5.2.1 Two-terminal I–V characteristics: I–V characteristics of the collector-to-emitter (CE) circuit and the collector-to-base (CB) circuit were performed at room temperature in the circuit configurations shown in Fig. 8a and 8b. Typical results on the stable barriers are shown in Fig. 28. However, although these VI characteristics show diode-like behaviour at low bias, they are not accurately represented by the equations for either an ideal diode or a nonideal diode as shown in Fig. 28. Instead, away from zero, the electrical characteristics of the tunnel barriers are linear in voltage and current, and are characterised by a resistance of 300 kΩ. This resistance is probably also due to the nonuniformity in the Si (as discussed in Section 4.2.2), with additional contributions from diffusion of the oxygen or Al into the surrounding Si, or Co or Fe into the Al₂O₃.

5.2.2 Three-terminal I–V characteristics: As seen in Fig. 29, these results closely resemble the results of the first generation p-type spin diffusion transistors for positive V_EC. However, there is negligible conduction in the negative V_EC regime, which results in a collector current...
5.3 Electrical characteristics in an applied field

The application of a magnetic field is expected to affect the I–V characteristics in the same ways as in the first generation of spin diffusion transistors. However, the primary expected differences are (i) that the cleaner switching will yield clearer parallel and antiparallel conditions and more stable electrical characteristics; (ii) that the larger separation between the coercive fields will yield more distinct parallel and antiparallel conditions and therefore larger TMR values; and (iii) that the new tunnel barriers will conduct spin better leading to a more highly spin-polarised current in the base which will yield greater magnetic sensitivity in the emitter current and larger TMR values.

The magnetic response, as measured by a SQUID Magnetometer, shows three coercivities (see Fig. 30). The base contact switches at $H_C \approx 10$ Oe, the emitter contact switches at $H_C \approx 85$ Oe, and the collector contact at fields $> 100$ Oe.

5.3.1 Two-terminal magnetic I–V characteristics: The two-terminal measurements of Section 5.2.1 were repeated with a magnetic field applied in the plane of the transistor (perpendicular to the current). There are three important results (shown in Figs. 31 and 32) from these measurements. First, the I–V characteristics are again a function of applied magnetic field. Secondly, as compared to the two terminal magnetic I–V characteristics of the first generation of devices, the I–V characteristics are much smoother, indicating cleaner magnetic switching than before. Thirdly, the variation in voltage at different applied magnetic fields is as large as $0.0934 \text{V}$, for the collector to base measurement, and $0.0667 \text{V}$, for the collector to emitter measurement, which is well outside the error in the measurement of $\pm 0.0001 \text{V}$ ($\pm 0.1 \text{mV}$).

5.3.2 Three-terminal magnetic I–V characteristics: The transistor was again operated in common-collector mode with the magnetic field applied in the plane of the transistor (perpendicular to the current). The results (see Figs. 33 and 34) show a variation in the emitter current (of up to $0.672 \pm 0.006 \mu\text{A}$ in $[90] \text{Oe}$) as a function of magnetic field, indicating that the transistor behaves as a magnetically tunable device with a field-dependent emitter gain. The maximum relative variation of the emitter current was $-14 \pm 0.3\%$ which occurred at $-90 \text{ Oe}$. $V_{EC} = 1 \text{ V}$ and $I_B = 0.0 \mu\text{A}$. Overall, the current variation shows a negative change; the emitter current is being decreased as a function of field.

Close examination of Fig. 34 shows that, although the emitter current for positive $V_{EC}$ varies in an identical fashion to that expected for TMR-influenced data, there is a field-dependent distribution. Hence, the data do not show a simple TMR/spin injection signature (see Fig. 35): one current for parallel contacts and another for antiparallel
IB = 0.6 μA

Fig. 24  Emitter current as a function of applied magnetic field after correction for LMR at V_EC = 1 V and IB = 0.6 μA

Half of a hysteresis loop as measured on a VSM is shown by the circular symbols. The arrow indicates the direction of the magnetic field sweep of the measurements, following saturation at fields < -1 kOe. These data points were simply taken from the common-collector configuration data in the previous graph above the HC/FNT threshold, corrected for Lorentz magnetoresistance, and plotted separately for clarity. Owing to the substantial additional noise associated with magnetic field sweeping (due to magnetocaloric effects combined with the temperature dependence of silicon), the data were measured by sweeping the voltage/current characteristics at a selection of fixed magnetic fields.

a) Emitter current (corrected for LMR) as a function of applied magnetic field through p-type Si (V_EC = 1 V)
b) Emitter current (corrected for LMR) as a function of applied magnetic field through n-type Si (V_EC = 1 V)

contacts. The two groups have a symmetric contribution, which could be the result of any of the symmetric contributions discussed in Section 4. Finally, it should be noted that, in both cases, the antiparallel fields yield a larger current than the parallel fields. This is due to Co and CoFe having a different majority spin carrier [26].

By removing these symmetric contributions, the maximum TMR is calculated (see Fig. 36) to be 13.3 ± 0.2% at IB = -0.2 μA. Close examination of the TMR shows their dependence on the magnetic response of the transistors. At 75 Oe, the base contact has switched. This introduces some spin-polarised current into the Si. (Recall that the base junction here is a tunnel junction and that the base current is predominantly additive, not recombinative.) Although, the emitter contact does not really start to switch until 75 Oe, the magnetisation is dropping slightly. This could lead to the decrease in TMR through 45, 60 and 75, as the 

IB = -0.6 μA

Fig. 25  Calculated TMR of the emitter current for p-type and n-type spin diffusion transistor in common collector configuration and as function of both emitter-collector voltage and applied magnetic field at IB = -0.6 μA

The effect is zero for the ±200 Oe data since the magnetic elements are in parallel and the noise around V_EC = 0 V is the result of division by IEC = 0 A. The TMR is the difference between the positive and negative field signals, divided by the signal at zero field, and represents only the magnetic sensitivity from spin transport, not from LMR

a) TMR percentage for p-type spin transistor (II-6), IB = -0.6 μA
b) TMR percentage for n-type spin transistor (II-8), IB = -0.6 μA

Fig. 26  Schematic diagram of silicon-based spin diffusion transistor

This geometry is identical to that of the first generation of spin diffusion transistors

IEE Proc.-Circuits Devices Syst., Vol. 152, No. 4, August 2005
emitter and base return to parallel alignment. By about 90 Oe, the emitter has almost completely switched, leading to antiparallel alignment of the emitter and collector, and the sudden jump in TMR. For the remaining fields, the collector undergoes a long reversal process, thereby

![Fig. 27](image_url) Actual spin diffusion transistor as mounted in chip package
Inset: Close-up of carbon paste bonding where red arrows indicate the particular contact

![Fig. 28](image_url) Two-terminal characteristics of the spin diffusion transistor
The black dots indicate measured data points; the red and green dots are fits to the diode equation; the dark blue dots are fits to diode equation plus a series resistance; and the light blue dots are the linear fits.

- **a** V–I curves for Strasbourg transistor III-33: collector to base
- **b** V–I curves for Strasbourg transistor III-33: collector to emitter

![Fig. 29](image_url) V–I characteristics of the p-type spin diffusion transistor in common-collector configuration and zero applied field
The load resistor $R_L = 973 \Omega$. The step size of $I_B$ is 0.2 µA with the starting and ending currents as indicated in the boxes.

![Fig. 30](image_url) Magnetic characterisation with three coercivities at $H_C \approx 10$ Oe, $H_C \approx 85$ Oe and $H_C \approx 100$ Oe
These are hypothesised to belong to the base, emitter and collector contacts, respectively. Magnetic data for Strasbourg transistor IH-3 after NRL processing.

emitter and base return to parallel alignment. By about 90 Oe, the emitter has almost completely switched, leading to antiparallel alignment of the emitter and collector, and the sudden jump in TMR. For the remaining fields, the collector undergoes a long reversal process, thereby
These samples were saturated at positive fields

\( I_{CB} \) characteristics as function of applied magnetic field of spin diffusion transistors in common-collector configuration with \( I_B = -0.2 \mu A \)

These samples were saturated at positive fields

\( a \) Full V–I characteristics

\( b \) Blow-up of the square regions in order to show the detail

6 Conclusions

Proof of concept has been established of a ‘high’ current gain (greater than unity), magnetically sensitive, silicon-base spin diffusion transistor. (The use of the word ‘high’ is with respect to other spin transistors.) This device has a current gain slightly greater than unity, which is 3 orders of magnitude larger than any other spin transistor, although it is still less than the typical bipolar junction transistor current gain of 100. However, as was shown in [14], it is possible for this design to achieve current gains comparable to the bipolar junction transistor. In zero magnetic field and at room temperature, the emitter I–V characteristics are similar to those of conventional transistors, and afford a current gain greater than unity and respectable emitter currents. The current gain of the device can be magnetically tuned (up to \( -12 \pm 4\% \) (\( -14 \pm 3\% \)) for p-type (n-type) which occurred at \(-60 \) Oe and \( I_B = -0.6 \mu A \)). Moreover, the base current and emitter-collector voltage control this
Nonoptimal electrode geometry: Recent modelling\[28–30\] indicates that the emitter efficiency can be dramatically improved by implementing spin injection into a base with length (distance between the collector and base contacts) much greater than the thickness (distance between the emitter and collector contacts) and also by interposing the collector between the emitter and base contact. Tuning of the barrier resistances to optimise conduction in the region of positive current gain is necessary.

Nonoptimal doping profile: The doping profile in these spin diffusion transistors is not optimal (see Fig. 14). The dopant changes sign in the middle of the silicon base, which creates a weak p–n junction that in turn dilutes the spin polarisation as the carriers cross it. This in turn reduces the maximum theoretical magnetic sensitivity.

The presence of Lorentz MR: This is an intrinsic property of the silicon, but its magnitude may be reduced by careful device geometry. Furthermore, its effect will be rendered less significant by improvement in the spin-selective signal.

Field-dependent gain. However, the device described has a number of shortcomings, which, if eliminated, may provide improved performance. These include:

- Nonoptimal tunnel barriers: Si$_3$N$_4$ tunnel barriers conduct initially via hopping conduction, which is well known to partially destroy the spin polarisation of the carriers. However, Al$_2$O$_3$ needs significant work as the deposition of Al directly onto Si results in the formation of AlSi. As was shown by Schmidt et al.\[27\], a metal-semiconductor contact will destroy the spin polarisation. It may also increase the contact resistance.

- Implementing different magnetic materials on the collector and emitter: There is insufficient magnetic switching differential (where each contact switches quickly at a particular field) between the three contacts. Furthermore, making the contacts small enough that they are monodomain will sharpen up the magnetic switching behaviour of the device.

- Existence of a contact resistance: The existence of this ohmic contribution limits the output current of the device, thereby reducing the magnitude of current gain the device can produce, as well as affecting the magnetic characteristics. Further investigation on the fabrication of tunnel barriers on Si should remove this.

Finally, further work needs to be done to improve tunnel barrier fabrication on Si, to determine the correlation...
between deposition parameters, Si doping and barrier resistance. Preliminary results can be found in [31, 32].

7 Acknowledgments

The authors thank the silicon processing team at the University of Southampton, M. Johnson and M. Hehn, for useful discussions, and the EPSRC (GR/L68643/01) and the EC contract SPINOSA (IST-2001-33334) for financial support.

8 References

12 Private communication, cited in [8]
18 Dennis, C.L.: 'A Silicon-based spin transistor'. PhD thesis, the University of Oxford, 2004