The University of Southampton
University of Southampton Institutional Repository

A Symbolic Noise Analysis Approach to Word-Length Optimization in DSP Hardware

A Symbolic Noise Analysis Approach to Word-Length Optimization in DSP Hardware
A Symbolic Noise Analysis Approach to Word-Length Optimization in DSP Hardware
This paper addresses the problem of choosing different word-lengths for each functional unit in fixed-point implementations of DSP algorithms. A symbolic-noise analysis method is introduced for high-level synthesis of DSP algorithms in digital hardware, together with a vector evaluated genetic algorithm for multiple objective optimization. The ability of this method to combine word-length optimization with high-level synthesis parameters and costs to minimize the over all design cost is demonstrated by example designs.
978-1-4244-0796-5
497-500
Ahmadi, Arash
c88cc469-b208-4dad-9541-af5e555e0748
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Ahmadi, Arash
c88cc469-b208-4dad-9541-af5e555e0748
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0

Ahmadi, Arash and Zwolinski, Mark (2007) A Symbolic Noise Analysis Approach to Word-Length Optimization in DSP Hardware. International Symposium on Integrated Circuits (ISIC 2007), Singapore. 26 - 28 Sep 2007. pp. 497-500 .

Record type: Conference or Workshop Item (Paper)

Abstract

This paper addresses the problem of choosing different word-lengths for each functional unit in fixed-point implementations of DSP algorithms. A symbolic-noise analysis method is introduced for high-level synthesis of DSP algorithms in digital hardware, together with a vector evaluated genetic algorithm for multiple objective optimization. The ability of this method to combine word-length optimization with high-level synthesis parameters and costs to minimize the over all design cost is demonstrated by example designs.

Text
A_Symbolic_Noise_Analysis_Approach_to_Word-Length_Optimization_in_DSP_Hardware.pdf - Version of Record
Download (1MB)

More information

Published date: 28 September 2007
Additional Information: Event Dates: 26-28 September 2007
Venue - Dates: International Symposium on Integrated Circuits (ISIC 2007), Singapore, 2007-09-26 - 2007-09-28
Organisations: EEE

Identifiers

Local EPrints ID: 264037
URI: http://eprints.soton.ac.uk/id/eprint/264037
ISBN: 978-1-4244-0796-5
PURE UUID: a32e6ea4-4cca-460a-893b-d56181dfd19a
ORCID for Mark Zwolinski: ORCID iD orcid.org/0000-0002-2230-625X

Catalogue record

Date deposited: 22 May 2007
Last modified: 15 Mar 2024 02:39

Export record

Contributors

Author: Arash Ahmadi
Author: Mark Zwolinski ORCID iD

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×